# ECE411 MP3 CP2 Report

Group: ZerotoOne

## **TA meeting:**

We met our TA, Ahmed, during this checkpoint period. The following are some of the useful advice and design recommendations that we received:

- 1. How to choose the size of the L2 cache: first assign it to 1KB. If this slows the frequency, then reduce the size.
- 2. Split the data array in the L1 caches into 8-bit width
- 3. Recommend the size of the victim buffer to be 4-cache-line
- 4. If the clock frequency is not promising in the L2 cache design, recommend pipeline the L2 cache or add additional stage/latch in the arbiter to increase the frequency.
- 5. Preload the next-cache-line data as the prefetching algorithm.

# **Progress Report:**

By checkpoint 2, we successfully replaced the magic memory with L1 caches and a arbiter. Its functionality was thoroughly tested by our own test program in addition to the given tests.

A critical problem we solved is how to deal with two consecutive stalls caused by reading instruction and data:

Our original design would cause the stall controller to ignore the mem\_resp signal corresponding to the first memory access of the two. The solution was to build a memory access proxy, which keeps the mem resp signal high until the pipe starts moving.

In addition to the required components in checkpoint 2, we finished implementing the majority of the data forwarding components. We also found the following design deficiency:

Our branch predictor would face the same data dependency hazard as the alu unit. We should either consider the data forwarding from EX, MEM, and WB to branch predictor, stall the pipes if the dependant data is in the EX, or put branch predictor to EX stage.

Besides the implemented functionalities, the design of the following parts are completed and ready to be implemented:

- 1. The rest components of data forwarding
- 2. Static branch predictor
- 3. L2 cache design

#### **Contribution**:

Haichuan Xu: L1 instruction cache and data cache implementation and debugging Haiyang Zhang: Implementation of the arbiter, memory access proxy and debugging Yuan Ma: Improvement of the forwarding design and hazard detection unit and debugging

## Roadmap:

By checkpoint 3, we expect:

1. Finishing all the requirements on the manual: both the control hazard detection and the data forwarding

2.	Finishing the design of some advanced cache features: eviction buffer and victim cache

