

PWM Main Characteristics

1. Duty cycle
2. Resolution
3. Switching frequency

The minimum incremental step is given by the Number of bits R.

$$\text{Resolution} = 1/2^R$$

$$\text{System clock period} = T_s$$


$$\text{PWM period} = (2^R) * T_s$$

Example-

If R = 8 bits.

The duty cycle can vary from (0, 1/256, 2/256, ..., 255/256)

Simple PWM




$$\text{System clock period} = T_s$$

$$\text{PWM period} = (2^R) * T_s$$

So, to change the frequency here we must change the T_s or R.

Improved PWM



System clock period = T_s

- PWM period = $(2^R) * T_s * (\text{Finalvalue} + 1)$
So, to change the frequency we adjust the final value keeping the resolution and system clock the same.
- Adding a D flip-flop will synchronize the output.
- <http://hdlbits.01xz.net/wiki/Iverilog?load=GrHn4C>
-

TIMER

```

1 module timer_input #(parameter BITS = 4) (input clk, input reset_n, input enable, input [BITS-1:0] FINAL_VALUE,
2                                           output done);
3     reg [BITS-1:0] Q_reg, Q_next;
4
5     always @(posedge clk, negedge reset_n)
6     begin
7         if (~reset_n)
8             Q_reg <= 'b0;
9         else if (enable)
10            Q_reg <= Q_next;
11        else
12            Q_reg <= Q_reg;
13    end
14
15    // Next state logic
16
17    always @(*)
18    begin
19        Q_next = Q_reg + 1;
20        if (FINAL_VALUE == Q_reg)
21            done = 1;
22        else
23            done = 0;
24    end
25 endmodule
26
27

```

COUNTER /COMPARATOR

```
28 module pwm2 #(parameter R = 8, TIMER_BITS=15) (input clk, input reset_n, input [R-1:0]duty,  
29 input [TIMER_BITS-1:0]Final_value,  
30 output pwm);  
31 reg [R-1:0] Q_reg, Q_next;  
32 wire enable;  
33 always @(posedge clk, negedge reset_n)  
34 begin  
35     if (~reset_n)  
36     begin  
37         Q_reg <= 'b0;  
38         d_reg<='b0;  
39     end  
40     else if (enable)  
41     begin  
42         Q_reg <=Q_next;  
43         d_reg<=d_next;  
44     end  
45 end  
46  
47 // Next state logic  
48  
49 always @(*)  
50 begin  
51     Q_next=Q_reg+1;  
52     d_next=(Q_reg<duty);  
53 end  
54  
55 //output  
56 assign pwm=d_reg;  
57  
58  
59 timer_input #(.BITS(TIMER_BITS)) TIMER0 (.clk(clk), .reset_n(reset_n), .enable(1'b1), .Final_value(Final_value), .dc  
60 endmodule
```

Output:

- Duty cycle –
25%= 64/256
50%= 128/126
75%=192/256
- R=8, Finalvalue=2;

