




UNIT - III

Introduction of 8086 Architecture



Physical Address = Segment Address \times 10_h + offset Address

Memory Segments



of set Address

BLU

- Fetch the Next Instruction
- Calculate the physical address
- Manage Queue
- 8086 Microprocessor have $2^{20} \rightarrow 1\text{MB}$ memory
- Each segment is of 64KB
- Segment Registers are used to store starting Address of memory
- BIU generates 20 bits address using Segment register and offset Pointers & registers

$$\text{Physical Address} = \text{Seg Reg.} \times 10 + \text{Offset}$$

(I)

Bus Interface Unit (BIU)

Responsible for Establishing Communication
with External Peripheral devices and Memory
via system bus.

- 1) It fetches the instructions from memory
- 2) It Reads the data from I/O and memory
- 3) It writes the data into I/O & memory
- 4) It provides the Address Relocation facility

BIU have 3 parts

① segment Registers

⇒ ② Instruction Queue → Prefetches Instructions

③ Instruction pointer

from memory

(8086 uses pipelining)

fetching & execution done in parallel

→ stores in instruction queue

→ FIFO

→ BIU & EU Operate simultaneously

* The process in Advance of fetching the next instruction while the EU is Executing the current instruction pipelining

② Segment Registers

⇒ 8086 microprocessor has capability to

Store (i.e) $2^{20 \text{ bits}}$ \Rightarrow 1 MB memory which is divided into 16 bit segment $\Rightarrow \frac{1 \text{ MB}}{16}$

⇒ Each segment contains 64 KB memory

Physical Address = 20 bits

Segment Registers = 16 bits

Offset pointer = 4 bits

$$\boxed{\text{Physical Address} = S.R \times 10 \times O.P}$$

EXECUTION UNIT (EU)

EU informs BU from where the Next Instruction (or) data to be fetched

→ It picks instruction from instruction queue
- In BIU

→ It decodes and executes the instruction

→ And it updates the status of flag Registers

Components

- * Control unit
- It is controlling and coordinating all the activities of sub units.
- It fetches, decodes and executes instructions.
- It gives control signals like Read, write etc.

Design of Control unit

① fetch instruction from memory

- 1) Control unit is a component of CPU that directs the operations of processor


(Q3) Design of Control unit

* Des

- All the computer resources are managed by the CU (Control unit)
- CU generates the control signals to perform the operations
- It also instructs the ALU, which operation should be performed on data

Components of control unit

- 1) Sequencing logic
- 2) Registers, decoders of CPU
- 3) Control memory



* Design of Control unit

Control unit can be designed in two methods

- ① Hardwired Control Unit
- ② Micro-programmed Control Unit

① Hardwired Control Unit

- It is implemented with the help of physical components which is hard-wired (Gates, Flipflops, decoders) in the hardware.
And or
Nor
Xor
Nand
- The Input to Control Unit are the instruction register, flags, timing signals.
- If the design is modified (or) changed all the combinational circuit should be modified.
- It is very difficult
- * The Sequence of the operation carried out by this Machine is determined by wiring of the logic Elements
So, it is known as Hardwired.

①

Memory \rightarrow Instruction code

Instruction code \rightarrow Address bus

Address bus \rightarrow Memory

Sequence Counter

Combinational logic circuit

Control signals

②

2 create address bus for memory


Memory \rightarrow Address bus

Decoder

Sequence Counter

Control Unit

O/P



② Microprogrammed control unit


control unit

memory

- It is implemented by using programming approach.
- A sequence of micro operations is carried out by executing a program which consists of micro instructions.


- In this any modifications or changes can be done by updating the micro program in the control memory done by the programmers.

- In this control signals are generated by a program word.



- It is slow, because of the time it takes to fetch microinstructions from Control memory.

Memory \rightarrow Instruction code



CAR : Control Address Register

CDR : Control Data Register.

Peripherals

I/O, O/P and I/O devices are the peripherals of the computer.

Output devices: monitor, video card, printer, projector, screen, etc.

Input devices: keyboard, mouse, scanner, touch screen, etc.

Storage devices: Hard disk, SSD, tape, optical disc, etc.

Processor: CPU, GPU, FPU, etc.

Memory: RAM, ROM, Cache, etc.

Power supply.

PSU.


Power supply.

Power supply.

Power supply.

Input - Output Interface

→ In General CPU Cannot Access the I/O devices directly because of difference b/w them.



→ It synchronises the data flow/communication
* In Order to Resolve those differences

We use Interface , so, that the CPU can communicate with I/O devices


<u>Differences b/w I/O devices and CPU</u>	
①	Electro Mechanical / Electro magnetic I/O devices are slower (Data transfer)
②	Data format is Bytes (codes)
③	Serial manner Byte/Byte
①	Electronic device faster (Sync mechanism)
②	Word (Executes Instruction per word)
③	Parallel manner Executed simultaneously

* Interface is used to resolve the differences and synchronises the data transfer and balance the data format etc

→ Interface Contains

- ① Buffer Registers
- ② Status Registers
- ③ Address decoder

There are 4 types of I/O Commands to execute the instruction.



- 1) Status Command → Know the Status
- 2) Control Command → for Read and Write
- 3) I/P Command → Which operation to be performed
- 4) O/P Command

* I/P Command is used to store data in the interface

* O/P Command is used to get the data for the CPU.

I/O Interface

Commands

Four commands that interface receive

① Control command:

It is issued to activate the peripheral and inform it what operation should be done (sent by Interface)

② Status Command:

It is used to test various status conditions which peripheral is idle (or) busy and Interface

③ Data O/P Command:

Causes the processor to

By sending this data O/P Command Processor Causes the Interface to Respond by transferring data from bus into one of its register's

④ Data I/P Command

It is Opposite to data output.

In this Case the Interface receives an data from peripherals and place it in its buffer registers.

→ The processor checks if data are

Available
other
→ The P_n
lines,
process

CPU

① I

② M

ISOLATE

Available by means of a status command and then issues a data input command.

→ The interface places the data on the data lines, where they are accepted by the processor.

CPU can access Memory as well as I/O

- ① Isolated I/O
- ② Memory I/O.

Isolated I/O