


UNIT - I

Functional Blocks of A Computer

- ① Input Unit
- ② Output Unit
- ③ Central Processing Unit
(ALU + Control unit)
- ④ Memory
- ⑤ Bus Structure



* Functional Blocks of a Computer

* Input Unit: Input unit Converts the External World data to a binary format which can be understood by CPU.

Ex: Keyboard, Mouse, Joystick etc

* Output Unit: Output unit Converts the binary format data to a format that a common man can understand.

Ex: Monitor, Printer, LCD, LED etc.

* CPU [Central Processing Unit]

→ It is the brain of a Computer


→ Responsible for Carrying out Computational task

→ It Contains ALU and CU, Registers

→ ALU performs Arithmetic and Logical

operations.

- CU provides Control signals in Accordance with some timings which in turn Control the Execution process
- Registers Stores data and result and Speeds up the Operation.



Memory

→ Memory stores the data, Results and Programs.

→ Two class of storage

i) primary ii) secondary



RAM

(Random Access Memory)

ROM

(Read Only memory)

Registers

Registers are fast stand-alone storage locations that holds the data temporarily.




→ Multiple Register's are Needed to facilitate the Operation of CPU

* A Register is a group of flip-flops with Each flip-flop Capable of Storing one bit of information.





SNO	Register Symbol	No. of Bits	Register Name	Function
1)	DR	16	Data Register →	Holds memory Operand
2)	AR	12	Address register →	Holds Address for memory
3)	AC	16	Accumulator →	Processor Register
4)	IR	16	Instruction Register →	Holds Instruction code
5)	PC	12	Program Counter →	Holds the Address of an Instruction
6)	TR	16	Temporary Register →	Holds temporary data
7)	INPR	8	Input Register →	Holds input Character
8)	OUTR	8	Output Register →	Holds output Character

→ MAR : memory Address Register's

→ MDR : memory Data Registers



Memory
4096 Words
16 bits per word



↓ Basic Computer Registers and
memory.

i) Program Counter:

The program counter is a register that manages the memory address of the instruction to be executed next.

→ The address specified by PC will be $\underline{\underline{+n}}$

(i.e) +1 for ~~1~~ 1 word instruction

(or) +2 for 2 word instruction.

ii) Address Register:

The Address Register is a register that stores the address of the data to be processed.

iii) Instruction Register:

The IR is used to store the instruction word.

→ When the CPU fetches an instruction from memory it is temporarily stored in the IR.


VII Temporary Register (TR)

A Temporary Register is the only register that can be read and written more than once in a single instruction.

VIII Data Register : Holds the data (RAM)


IX Accumulator :

An Accumulator is a type of Register for short term, intermediate storage of arithmetic and logic data in a computer's Central processing unit (CPU).



Registers and Common Bus System

→ Registers are used to fast access of data by processor.



12 bits for Address

AR and PC → 12 bits

DR, AR, IR, TR → 16 bits

INPR, OUTR → 8 bits

* Common Bus System is used to transfer the data between registers and register and CPU (processor)

→ S₀, S₁, S₂ → Selection inputs

→ Memory unit: size of instruction
16 bits

first 12 bits address

$\hookrightarrow 2^{12}$ words

$$2^{10} = 1024$$



$$2^{11} = 2048$$

$$2^{12} = 4096$$

We can store
in memory

words

and size of instruction is 16 bits




4096 words (16 bit instruction)

1 word = 16 bits (16)


Memory can store 2^{12} word's

(i.e) 4096 words of 16 bit memory



If $S_0 = 1$ } $S_1 = 1$ } $S_2 = 1$ } Table

memory can be
Accessed.



Computer Instruction

- * A Computer Instruction set is the Set of groups called fields
 - The most common field's in instruction are:
 - 1) A Operation code field that specifies the operation to be performed.
 - 2) An Address field that designates a memory address (or) a processor register
 - 3) A mode field, that specifies the way the operand (or) the effective Address is determined.



15

16 Bit instruction

* The basic Computer has three Instruction code formats . Each of 16 Bits.

→ The Operation code (opcode) part of instruction Contains 3 bits and the meaning of 13 bits depends on the Operation Code Encountered.

① Memory Reference Instruction


② Register - Reference Instruction

③ Input - Output Instruction.


① A memory Reference: ($\text{OPCode} = 000 - 110$)

($I=0, 1$)

→ It uses 12 bits to specify an address and one bit to specify the addressing mode and 3 bits to opcode



② Register Reference: (opcode = 111) ($I=0$)



③ Op/Op Instruction: (opcode = 111, $I=1$)

INSTRUCTION CYCLE


- * A program residing in the memory unit of the computer consists of a sequence of instructions.
- * A program is executed in the computer by going through a cycle for each instruction. Each instruction cycle in turn is subdivided into a sequence of sub cycles (BY) phases.

- 1) Fetch an instruction from memory.
- 2) Decode the instruction.
- 3) Read the effective Address from memory if the instruction has an indirect address.
- 4) Execute the instruction.

FETCH AND DECODE

$\left\{ \begin{array}{l} T_0 : AR \leftarrow PC \\ T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1 \\ T_2 : D_0 \dots D_1 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(11) \\ \qquad \qquad \qquad 1 \leftarrow IR(15) \end{array} \right.$

Instruction Cycle Diagram



FETCH & DECODE

Step-1 T₀: AR \leftarrow PC

Step-2 T₁: IR \leftarrow M[AR], PC \leftarrow PC + 1

Instruction Cycle

The Above figure shows how the first two registers transfer statements are Implemented in Bus System.


→ To provide the data path for the transfer of PC to AR we must Apply timing signal T_0 to Achieve the following connection.

- 1) place the content of PC onto the bus by making the bus selection inputs $S_2 S_1 S_0 = 010$, (i.e) (4^2)
 - 2) Transfer the Content of the bus to AR by Enabling the LD input AR
 - 3) The Next Clock transition initiates the transfer from PC to AR since $T_0=1$
- In order to implement the second statement


$$(i.e) T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1$$

* It is necessary to use timing signal T₁ to provide the following Connection in the bus systems

- 1) Enable the Read Input of the memory.
- 2) place the Content of the memory onto the bus by making $(S_2 S_1 S_0 = 111)$
- 3) Transfer the contents of the bus to IR by enabling the LD input of IR
- 4) Increment PC by Enabling the INR input to PC



Flow Chart for Instruction Cycle



ADDRESSING MODES

- The operation field of an instruction
Specifies the operation to be performed
- This operation must be Executed on some data stored in Computer's registers (8) Memory words.
- The way the Operands are chosen during program execution is dependent on the Addressing mode of Instruction.

* Computers use addressing mode techniques are

- i, It provides
 - ① pointers to memory
 - ② Counter's to loop
 - ③ indexing of data
 - ④ program Relocation.

ii, To Reduce the No. of bits in the addressing field of the instruction.

iii, More efficient, with respect to ^{Number of} instructions and Execution Time

Types of Addressing modes


- 1) Implied Addressing Mode
- 2) Immediate Addressing mode
- 3) Register Addressing Mode
- 4) Register Indirect Addressing mode
- 5) Auto-Increment (or) Auto-decrement
(Addressing mode)
- 6) Direct Addressing mode
- 7) Indirect Addressing Mode
- 8) Relative Addressing Mode
- 9) Index Addressing Mode
- 10) Base Register Addressing Mode.

① Implied Addressing Mode

Operand is specified implicitly in the definition of instruction.

→ Size of instruction is Reduced

Ex



② Immediate Addressing mode (constant data)

→ Operand is directly provided as Constant

→ No computation required to calculate Effective Address.

Ex

Add R₁, #3


$$R_1 \leftarrow R_1 + 3$$

Opcode	Operand
--------	---------

③ Register Addressing Mode

In this mode the Operands are in Registers that Reside within the CPU

Ex MOV A,B




- Effective Address (EA) = R
- Advantage: No Memory Reference
- DisAdvantage: limited address space.

④ Auto-Increment (or) Auto-decrement

- When the Address stored in the register refers to a table of data in Memory, it is necessary to increment (or) decrement the register after every access of the table.

⑤ Register Indirect Addressing Mode

In this mode the instruction specifies a register in the CPU whose contents give the address of the operand in the memory.




→ Effective Address = (EA) = R

→ Advantage : Large Address space

→ Disadvantage : Extra memory reference


⑥ Direct Addressing Mode

In this mode the effective address is equal to the address part of the instruction. The operand resides in memory and its address is given directly by the address field of the instruction.



7) Indirect Addressing Mode

- * In this mode the address field of the instruction gives the Address where the Effective address is stored in Memory.
- * Control fetches the instruction from Memory and uses its Address part to Access memory again to Read the Effective Address.



Effective Address = Address part of Instruction + Content of CPU register

R Relative Addressing mode

- In this mode the content of the program counter (PC) is added to the address part of Instruction in order to obtain the effective address.
- The Address part of the instruction is usually a signed Number +ve (or) -ve
- When the Number is added to the Content of the program Counter, the result produces an effective address whose position in memory is relative to the address of the next instruction.

Effective Address = address part of Instruction
+
Content of the PC.

⑨ Indexed Addressing mode

$$\text{Effective Address} = \boxed{\begin{array}{l} \text{Content of Indexed Register} \\ (\times R) \end{array}} + \boxed{\text{Address part of the instruction}}$$

- * In this mode the content of an Index Register ($\times R$) is added to the address part of the instruction to obtain the Effective Address.
- * Index register is a special CPU register that contains an index value.

⑩ Base Register Addressing mode

Same as Above


$$EA = \boxed{\begin{array}{l} \text{Content of Base Register} \\ + \end{array}} \boxed{\text{Address part of the instruction}}$$

Basic Symbols for Register Transfers

Register Transfer Language (RTL)

Symbol	Description	Examples
1) letters & Numbers	Denotes Registers	MAR, R ₂
2) Parenthesis ()	Denotes part of Registers	R ₂₍₀₋₇₎ , R _{2(L)}
3) Arrow ←	Denotes transfer of information	R ₂ ← R ₁
4) Comma ,	Separates two micro operations	R ₂ ← R ₁ , R ₁ ← R ₂

Bus System for Four Registers



Function Table for Bus

S ₁	S ₀	Registers Selected
0	0	A
0	1	B
1	0	C
1	1	D

Instruction Field

Instruction Set Formats

The most common fields are

- 1) Operation field which specifies the operation to be performed like addition.
- 2) Address field which contains the location of Operand (i.e) Register (or) memory location.
- 3) Mode field which specifies how operand is to be founded.

① One Address Instruction

Ex

LD A

Acc $\leftarrow M(A)$

ADD B

Acc $\leftarrow Acc + M(B)$

ST X

M(X) $\leftarrow Acc$

②

All operations are between the Acc Register and a memory operand

Acc \rightarrow Short term (or) Intermediate storage of arithmetic and logic data

③ Two Address Instructions:

Ex MOVE T_1, A $M[T_1] \leftarrow M[A]$
 ADD T_1, B $M[T_1] \leftarrow M[T_1] + M[B]$
 MOVE X, C $M[X] \leftarrow M[C]$

④ Three Address Instruction:

Ex ADD T_1, A, B $M[T_1] \leftarrow M[A] + M[B]$
 ADD T_2, C, D $M[T_2] \leftarrow M[C] + M[D]$

④ Zero Address Instructions:

Ex ADD $TOS \leftarrow TOS + TOS_{-1}$
 PUSH X $TOS \leftarrow M[X]$
 POP X $M[X] \leftarrow TOS$