#### Lecture 27 — Liar, Liar

Patrick Lam & Jeff Zarnett patrick.lam@uwaterloo.ca jzarnett@uwaterloo.ca

Department of Electrical and Computer Engineering University of Waterloo

January 1, 2021

ECE 459 Winter 2021 1/32



ECE 459 Winter 2021 2/32

# Sampling Based Profiling

Let's open with a video that illustrates one of the problems with sampling-based profiling:

https://www.youtube.com/watch?v=jQDjJRYmeWg

Is this fake?

ECE 459 Winter 2021 3/32

### **Assumptions**

The main assumptions underlying sampling are that:

Samples are "random"; and

The sample distribution approximates the actual time-spent distribution.

ECE 459 Winter 2021 4/32

# In the Criminal Justice System...

#### Who can we trust?



ECE 459 Winter 2021 5/32

### Part I

# **Lies from Metrics**

ECE 459 Winter 2021 6/32

### Lying perf counters

While app-specific metrics can lie too, mostly we'll talk about CPU perf counters.

Reference: Paul Khuong,

http://www.pvk.ca/Blog/2014/10/19/performance-optimisation-~-writing-an-essay/

ECE 459 Winter 2021 7/32

#### mfence

We've talked about mfence. Used in spinlocks, for instance.

Profiles said: spinlocking didn't take much time. Empirically: eliminating spinlocks = better than expected!

ECE 459 Winter 2021 8/32

### Exploring the lie

Next step: create microbenchmarks.

Memory accesses to uncached locations, or computations,

surrounded by store pairs/mfence/locks.

Use perf to evaluate impact of mfence vs lock.

ECE 459 Winter 2021 9/32

#### perf for lock

```
$ perf annotate -s cache misses
[...]
    0.06 :
                   4006b0:
                                  and
                                        %rdx.%r10
    0.00:
                   4006b3:
                                  add
                                         $0x1,%r9
    ;; random (out of last level cache) read
    0.00 :
                   4006b7:
                                  mov
                                         (%rsi,%r10,8),%rbp
   30.37 :
                   4006bb:
                                 mov
                                         %rcx,%r10
    ;; foo is cached, to simulate our internal lock
    0.12 :
                   4006be:
                                 mov
                                         %r9.0x200fbb(%rip)
    0.00:
                   4006c5:
                                  shl
                                         $0x17,%r10
    [... Skipping arithmetic with < 1% weight in the profile]
    ;; locked increment of an in-cache "lock" byte
    1.00:
                   4006e7:
                                  lock incb 0x200d92(%rip)
   21.57 .
                   4006ee:
                                  add
                                         $0x1.%rax
    [...]
    ;; random out of cache read
    0.00 :
                   400704:
                                         (%rsi,%r10,8),%rbp
                                  x o r
   21.99 :
                  400708:
                                  xor
                                        %r9,%r8
    [...]
    ;; locked in-cache decrement
    0.00:
                   400729:
                                  lock decb 0x200d50(%rip)
   18.61 :
                   400730:
                                  add
                                         $0x1.%rax
    [...]
    0.92 :
                   400755:
                                  ine
                                         4006b0 <cache misses+0x30>
```

ECE 459 Winter 2021 10 / 32

#### lock's effects

Reads take 30 + 22 = 52% of runtime Locks take 19 + 21 = 40%.

ECE 459 Winter 2021 11/32

### perf for mfence

```
perf annotate -s cache misses
[...]
   0.00 :
                   4006b0:
                                  and
                                         %rdx.%r10
   0.00:
                                  add
                                          $0x1,%r9
                   4006b3:
    ;; random read
   0.00 :
                   4006b7:
                                  mov
                                         (%rsi,%r10,8),%rbp
  42.04 :
                   4006bb:
                                  mov
                                         %rcx,%r10
   ;; store to cached memory (lock word)
   0.00 :
                   4006be:
                                         %r9.0x200fbb(%rip)
                                  mov
    [...]
                                  mfence
   0.20 :
                   4006e7:
   5.26 :
                   4006ea:
                                  add
                                          $0x1,%rax
    ;; random read
   0.19 :
                   400700:
                                  xor
                                         (%rsi,%r10,8),%rbp
  43.13 :
                   400704:
                                         %r9.%r8
                                  xor
    [...]
   0.00:
                   400725:
                                  mfence
   4.96 :
                   400728:
                                  add
                                          $0x1.%rax
   0.92:
                   40072c:
                                          $0x1,%rax
                                  add
    [...]
   0.36:
                   40074d:
                                  ine
                                          4006b0 <cache misses+0x30>
```

ECE 459 Winter 2021 12/32

#### mfence's effects

Looks like the reads take 85% of runtime, while the mfence takes 15% of runtime.

ECE 459 Winter 2021 13/32

# Bigger picture

Must also look at total # of cycles.

No atomic/fence: 2.81e9 cycles lock inc/dec: 3.66e9 cycles mfence: 19.60e9 cycles

That 15% number is a total lie.



ECE 459 Winter 2021 14/32

#### **Conclusions**

- mfence underestimated;
- lock overestimated.

#### Why?

mfence = pipeline flush, costs attributed to instructions being flushed.

ECE 459 Winter 2021 15/32

### Part II

# The Long Tail

ECE 459 Winter 2021 16/32

#### The Long Tail


Suppose we have a task that's going to get distributed over multiple computers (like a search).

If we look at the latency distribution, the problem is mostly that we see a long tail of events.

When we are doing a computation or search where we need all the results, we can only go as the slowest step.

ECE 459 Winter 2021 17/32

### Grab the Tiger by the Tail



ECE 459 Winter 2021 18/32

# **Explaining the Peaks**

- Found in RAM
- 2 Disk Cache
- 3 Disk
- and above... very strange!

ECE 459 Winter 2021 19/32

# Why 250, 500, 750, 1000?


Answer: CPU throttling!

This was happening on 25% of disk servers at Google, for an average of half an hour a day!

ECE 459 Winter 2021 20/32

# Faster than a Speeding Bullet

Another problem with sampling, this time from Lucene:



Why is perf limited to 100 KHz?

### **Processing Interrupts**

Answer: perf samples are done with interrupts (slow).

If you crank up the rate of interrupts, before long, you are spending all your time handling the interrupts rather than doing useful work.

SHIM gets around this by being more invasive.

This produces a bunch of data which can be dealt with later.

ECE 459 Winter 2021 22/32

#### Part III

### **Lies from Counters**

ECE 459 Winter 2021 23/32

#### **Counter This**

Rust compiler hackers were trying to include support for hardware performance counters (what perf reports).

To make counters as deterministic as possible:

- disable Address Space Layout Randomization (randomized pointer addresses affect hash layouts);
- subtract time spent processing interrupts (IRQs);
- profile one thread only (if you can, in your context).

ECE 459 Winter 2021 24/32

#### Problem?



E dith B inch @eddyb\_r · Nov 4

000

AMD: we made a really clever speculative thing that keeps executing instructions normally even

me: okay but what do you do when it fails

AMD: 😅 it uhhh rolls back time to the point of divergence 😅

me: cool, cool, but did you remember you also roll back the perf counters?

AMD: 😬



1 2



30

, Λ

ECE 459 Winter 2021 25/32

#### Part IV

# **Lies about Calling Context**

ECE 459 Winter 2021 26/32

### Profilers, Lying?

This part is somewhat outdated now, as it's a pretty specific technical problem that especially arises under the gprof tool.

It's still a good example of lying tools, though.

Reference: Yossi Kreinin,

http://www.yosefk.com/blog/how-profilers-lie-the-cases-of-gprof-and-kcachegrind.html

ECE 459 Winter 2021 27/32

#### gprof said what?

gprof uses two C standard-library functions: **profil()** and **mcount()**.

- **profil()**: asks glibc to record which instruction is currently executing (100×/second).
- mcount(): records call graph edges; called by -pg instrumentation.

ECE 459 Winter 2021 28/32

#### **Getting it Wrong**

Hence, **profil** information is statistical, while **mcount** information is exact.

gprof can draw unreliable inferences.

If you have a method easy and a method hard, each of which is called once, and hard takes up almost all the CPU time...

gprof might divide total time by 2 and report bogus results.

ECE 459 Winter 2021 29/32

### What's Wrong?

The following results from gprof are suspect (among others):

- contribution of children to parents;
- total runtime spent in self+children;

When are call graph edges right? Two cases:

- functions with only one caller (e.g. f() only called by g()); or,
- functions which always take the same time to complete (e.g. rand()).

ECE 459 Winter 2021 30 / 32

#### **Other Tools**

Next, we'll talk about callgrind/KCacheGrind.

KCacheGrind is a frontend to callgrind. callgrind gives better information, but imposes more overhead.

KCacheGrind works properly on the earlier hard/easy example, but we can still deceive it with more complicated examples.

ECE 459 Winter 2021 31/32

#### Lies summary

Some results are exact; some results are sampled; some results are interpolated.

If you understand the tool, you understand where it can go wrong.

Understand your tools!

ECE 459 Winter 2021 32/32