

COMPUTER ORGANIZATION AND ARCHITECTURE

[5 credits]

Book: Computer System Architecture by Morris Mano.

Internal Class test - 10

Attendance - 5

Home assignment - 8

VIVA - 7

* DIGITAL COMPUTERS — It's a digital system that performs various computational tasks and the information is represented by the variables that take unlimited no. of discrete values.


It works on binary no. system i.e. 2 digits, 0 and 1.

$$\begin{aligned} Q.1 \quad (1001011)_2 &\rightarrow ()_{10} \\ = 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0 &= 75 \end{aligned}$$

Assignment - 1 A set of conversions.

* HARDWARE — consists of all electronic and electromechanic devices.

* SOFTWARE — instructions and data that the computer manipulate to process various tasks.



* COMPUTER ORGANIZATION — operation of different components to work together and how they are connected.

* COMPILER ARCHITECTURE

- instruction format
- instruction set
- different addressing modes for addressing the memory

* COMPUTER DESIGN

- h/w design
- specifications

→ once specifications are formulated, it's the task of the designs for its specific implementation.

→ designs to design the system according to our specifications.

* LOGIC GATES — basic digital components of circuits. Gates are the basic building blocks of h/w that produces the signals of binary 1 or 0 when input logic requirements are satisfied.

$$\text{XOR} - A \oplus B = \bar{A}B + A\bar{B}$$


$$\text{XNOR} - \overline{A \oplus B} = AB + \bar{A}\bar{B}$$

A	B	XOR	XNOR
0	0	0	1
0	1	1	0

* BOOLEAN ALGEBRA —

It deals with binary variables and logic operations.

$$F = x + y'z$$



CMOS

18/7/18

x y' z F

0 1 0 0

0 1 1 1

0 0 0 0

0 0 1 0

1 1 0 1

1 1 1 1

1 0 0 1

1 0 1 1

* IDENTITIES -

1) $X+0 = X$

2) $X+1 = 1$

3) $X+X' = 1$

4) $X \cdot X' = 0$

5) $X+Y = Y+X$

6) $X \cdot X = X$

7) $X(Y+Z) = XY + XZ$

8) $XY = YX$

9) $(X')' = X$


10) $(X+Y)' = X'Y'$

11) $(XY)' = X' + Y'$

* K-MAP -

① $F = (x, y, z) = \Sigma(1, 4, 5, 6, 7)$

XOR	XNOR
0	1
1	0
1	0
0	1




$F = x + \bar{y}z$

② $F(A, B, C, D) = \Sigma(0, 1, 2, 6, 8, 9, 10)$

AB	CD	00	01	11	10
00	1	1		3	1
01		4	5	7	6
11		12	13	15	14
10	1	1	9	11	10

$$F = B'C' + B'D' + A'CD'$$

* CIRCUITS → Sequential



→ if we want any storage element of the data to be included.

Combinational.

→ connected arrangement of logic gates with a set of inputs and outputs.

→ storage element is called flip flop.


→ output is dependent on the input.

* HALF ADDER - addition of 2 bits (not consider carry)
 { full adder - addition of 3 bits }

19/7/18

$$S = X'Y + XY' = X \oplus Y$$

$$C = XY$$



* FULL ADDER -

x	y	z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ = X \oplus Y \oplus Z$$


or through K-Map,

x \ y	00	01	11	10
0	0	1	1	1
1	1	0	0	0

$$C \Rightarrow \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + XYZ$$

$$= XY + XZ + YZ = XY + Z(X+Y)$$


$$= XY + Z[X(Y+Y') + Y(X+X')] = XY + Z(X \oplus Y)$$



SWOT

* SEQUENTIAL CIRCUITS — The storage element employed is the clocked sequential circuit is called flip flop.


It's a binary cell capable of storing 1 bit of information. It has 2 outputs : 1 for normal value and 1 for the complement value of bit stored in it.



Any combinational circuit receives binary signal from external I/P and from the O/P of the flip flops. The O/P of the combinational circuit go to external O/P and to the I/P to the flip flop. The gates in the combinational circuit determines the binary values to be stored in flip flop after each clock transition. The O/P of the flip flop in turn are applied to combinational circuit I/P and determines the circuit behaviour.


* TYPES OF FLIP-FLOP —

① D FLIP FLOP (Delay) —



② SR FLIP FLOP —

['→' : dynamic I/P]



(flip flop responds
at the time of
transition.)

If there's no signal at clock I/P, O/P of the circuit can't change irrespective of the values S and R. Only when the clock signal changes from 0 to 1 can the O/P be affected according to the values of S and R.

If $S=1$ & $R=0$ and clock also makes a transition from 0 to 1 then Q is set to 1.

S	R	$Q(t+1)$
1	0	1 (set to 1)
0	1	0 (clear to 0) clock transition true
0	0	no change (+ve " ")
1	1	unpredictable (may go to 0 or 1)

$Q(t+1)$ = binary state of O/P after occurrence of clock transition


$Q(t)$ = binary state of O/P before transition.

③ JK FLIPFLOP — refinement of SR flipflop in that the indeterminate condition of SR is defined in JK type.

$$O/P = Q'(t)$$

clock transition switches the O/P to its complement state.

$$\text{i.e. } Q(t+1) = Q'(t)$$




J	K	$Q'(t)$
1	0	
0	1	
0	0	
1	1	

complement the state (inverting I/P)

SWOT

④ T FLIP FLOP (Toggle) -

- I/P



	T	Q(t+1)
(J=K=0)	0	no change
(J=K=1)	1	complements state of flip flop

→ Clock transition doesn't change the state of flip flop.

24/7/18

MODULE - I

REGISTER TRANSFER LANGUAGE

* REGISTERS — temporary storage in a CPU that holds the data the processor is holding currently working on while RAM holds the program instructions and the data the program requires.


RAM is located external to the CPU whereas registers are storage locations internal to the processor. Registers have size that determine the max. amount of data that can be processed at a time.

Memory Address Register (MAR)

Program Counter (PC)

Instruction Register (IR)

Processor Register (R1)



A register is a group of flipflops with each flip flop capable of storing 1 bit of information.

The operations executed on data stored in registers are called microoperations (temp. processing of data).

Pentium chips - 32 bits



Eg: shift, clear, load, count.

$$R_2 \leftarrow R_1$$


(Subscript denotes bits)

This statement denotes transfer of contents of R₁ into R₂.

Eg:- If ($P=1$) then ($R_2 \leftarrow R_1$) or $P: R_2 \leftarrow R_1$



* BUS AND MEMORY TRANSFER —



$$\Rightarrow R_2 \leftarrow R_1$$

$$\text{Bus} \leftarrow R_1$$

$$R_2 \leftarrow \text{Bus}$$

[no. of bits of registers
= no. of multiplexes]

A digital computer has many registers and path must be provided to transfer information from one

SWOT

register to another. The efficient scheme for transferring information in multiple register configuration is a common bus system.

A bus structure consists of set of common lines — one for each bit of register through which binary information is transferred one at a time.

Two selection lines S_1 & S_0 , are connected to selection inputs of multiplexers which chooses 4 bits of one register and transfer them into the 4-line common bus.

S_1	S_0	Register selected
0	0	A
0	1	B
1	0	C
1	1	D

MEMORY TRANSFER —

Memory Read

Read : $DR \leftarrow M(AR)$

[AR: address register]

Memory write

Write : $M[AR] \leftarrow R_i$

In memory read, transfer of information into data register from memory selected by the address in AR.

Transfer of information from R_i into memory ^{word} M selected by the address in AR.

* ARITHMETIC OPERATIONS —

4 categories

1) Register Transfer Microoperation

2) Arithmetic microopⁿ

3) Shift microopⁿ

4) Logic microopⁿ

$$R_3 \leftarrow R_1 + R_2$$

$$R_2 + \overline{R}_2 = 1$$

$$R_3 \leftarrow R_1 - R_2$$

$$R_3 \leftarrow \overline{R}_2$$

$$R_3 \leftarrow \overline{R}_2 + 1$$

$$\xrightarrow{\text{since}} R_3 \leftarrow R_1 + \overline{R}_2 + 1$$

$$R_1 \leftarrow R_1 + 1$$

$$R_1 \leftarrow R_1 - 1$$

Q.1 Subtract $(100011)_2$ from $(010010)_2$ using 2's complement method.

Q.2 $(01110)_2$ from $(10101)_2$.

$$(00111)_2$$

Soln. 1 $(100011)_2 = 35$

$$(010010)_2 = 18$$

$$- 17 \Rightarrow (-010001)_2$$

$$\begin{array}{r} - 010010 \\ 100011 \\ \hline \end{array} \rightarrow \begin{array}{r} 010010 \\ + 011100 \\ \hline 101110 \end{array} \Rightarrow (-010001)$$

Same no of bits \therefore complement

Soln. 2

$$\begin{array}{r} - 10101 \\ - 01110 \\ \hline \end{array} = \begin{array}{r} 10101 \\ + 10001 \\ \hline 1000110 \end{array} + 1 \Rightarrow 00111$$

(true as there's carry generated i.e. extra bit)

XOR gate with each full adder.

$$\text{Subtraction} = \bar{R}_1 + \bar{R}_2 + 1$$


XOR

$$\begin{array}{r} 0 \ 0 \ 0 \\ 0 \ 1 \ 1 \\ 1 \ 0 \ 1 \\ \hline 1 \ 1 \ 0 \end{array}$$

$$\begin{array}{c} B_3 \ B_2 \ B_1 \ B_0 \\ B - 0 \ 1 \ 0 \ 1 \\ \text{XOR } \boxed{1 \ 1 \ 1 \ 1} \ M \\ \hline \overline{B} \quad 1 \ 0 \ 1 \ 0 \end{array}$$

and $M = 1$

③ BINARY INCREMENTER —



A₃ A₂ A₁ A₀

$$\begin{array}{r} 1 \ 0 \ 0 \ 1 \\ + \quad \quad \quad 1 \\ \hline \end{array} \Rightarrow 9$$

$$I/P = 1001$$


$$O/P = 1010$$

$$\begin{array}{r} 1 \ 0 \ 1 \ 0 \\ 2^3 \ 2^2 \ 2^1 \ 2^0 \\ \hline \end{array} \Rightarrow 10$$

* 4-BIT BINARY ARITHMETIC CIRCUIT —

1/8/18.


<u>SELECT</u>	<u>INPUT</u>	<u>OUTPUT</u>	<u>MICROOPERATION</u>
$S_1 \quad S_0 \quad C_{in}$	$A \quad B$	$D = A + B + C_{in}$	
$\begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \leftarrow 0$	B	$D = A + B$	Add
$\begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \leftarrow 1$	B	$D = A + B + 1$	Add with carry
$\begin{bmatrix} 0 & 1 \\ 0 & 1 \end{bmatrix} \leftarrow 0$	\bar{B}	$D = A + \bar{B}$	Subtract with borrow
$\begin{bmatrix} 0 & 1 \\ 0 & 1 \end{bmatrix} \leftarrow 1$	\bar{B}	$D = A + \bar{B} + 1$	Subtract
$\begin{bmatrix} 1 & 0 \\ 1 & 0 \end{bmatrix} \leftarrow 0$	0	$D = A$	Transfer A
$\begin{bmatrix} 1 & 0 \\ 1 & 0 \end{bmatrix} \leftarrow 1$	0	$D = A + 1$	Increment A
$\begin{bmatrix} 1 & 1 \\ 1 & 1 \end{bmatrix} \leftarrow 0$	1	$D = A - 1$	Decrement A.
$\begin{bmatrix} 1 & 1 \\ 1 & 1 \end{bmatrix} \leftarrow 1$	1	$D = A$	Transfer A




Q1 Block diagram.

$$y T_2 : R_2 \leftarrow R_1, R_1 \leftarrow R_2$$

Ans 1:



Ans 2:



SWOT

6/8/18

(A) LOGIC MICROOPERATIONS —

Boolean fn

$$F_0 = 0$$

$$F_1 = xy$$

$$F_2 = xy'$$

$$F_3 = x$$

$$F_4 = x'y$$

$$F_5 = y$$

$$F_6 = x \oplus y$$

$$F_7 = x + y$$

$$F_8 = (x+y)'$$

$$F_9 = (x \oplus y)'$$

$$F_{10} = y'$$

$$F_{11} = (x+y)'$$

$$F_{12} = x'$$

$$F_{13} = x' + y$$

$$F_{14} = (xy)'$$

$$F_{15} = y.$$

Microop"

$$F \leftarrow 0$$

$$F \leftarrow A \wedge B$$

$$F \leftarrow A \wedge \bar{B}$$

$$F \leftarrow A$$

$$F \leftarrow \bar{A} \wedge B$$

$$F \leftarrow B$$

$$F \leftarrow A \oplus B$$

$$F \leftarrow \bar{A} \vee B$$

$$F \leftarrow \bar{A} \vee \bar{B}$$

Name

Clear

AND

Transfer

Transfer B

Ex-OR

OR

NOR

16 combinations

xy

4 logic microop"

xy'

$x'y$

$(xy)'$

$x+y$

$x \oplus y$.

$$F \leftarrow I$$

S_1	S_0	Output
S_1	S_0	$E = A \wedge B$ AND
S_1	S_0	$E = A \vee B$ OR
A	B	$E = A \oplus B$ XOR
A	B	$E = \bar{A}$ Complement

MUX

SELECTION SET (OR)

This opⁿ sets to 1, the bits & registers of A where there's corresponding 1 in registers of B.

1010 A Before (where $B \rightarrow 1$)
 $\underline{1100}$ B

$\underline{1110}$ A After

SELECTIVE COMPLEMENT (EX-OR)

1010 A Before (where $B \rightarrow 1$)
 $\underline{1100}$ B
 $\underline{0110}$ A After ($A \rightarrow A'$)

SELECTIVE CLEAR

1010

$\underline{1100}$

$\underline{\underline{0010}}$

(where
 $B \rightarrow 1$
 $A \rightarrow 0$)

MASK (AND)

Bits of A are cleared where there are corresponding 0's in B.

1010

$\underline{1100}$

$\underline{\underline{1000}}$

(where
 $B \rightarrow 0$
 $A \rightarrow 0$)

INSERT

This opⁿ inserts a new value into a group of bits by first masking the bits and then OR them with the req. value.

0110 1010 A Before

0000 1111 B (mask)

0000 1010 A after masking

insert new value 1001

0000 1010

$\underline{1001 0000}$

1001 1010 A after insertion

CLEAR

1010

$\underline{1010}$

0000 $A \leftarrow A \oplus B$

It compares the bits in A & B and produces.. an all 0 result if the two nos. are equal.





(A) SHIFT MICROOPERATIONS -

①

Logical Shift

Shift left




Shift right



② Circular Shift

Shift left

Shift right



$$Q_1 R = 11011101$$


Logical shift left followed by : 10111010

Circular right shift : 01101110

Circular Shift right : 11101110

Circular left shift : 10111011

(B) ARITHMETIC SHIFT -



This is a ~~multiple~~ micro opⁿ that shifts right divides no. by 2.
Left shift multiplies a sign binary no. by 2.

SWOT

AS left inserts a 0 at the right r_{n-1} is lost and replaced by the bit r_{n-2} .

Shift left divides by 2 \Rightarrow overflow (sign reversal)

Shift right multiplies by 2 \Rightarrow

AS right leaves the sign bit unchanged and shifts the no. to the right.

Q.1 10011100

AS shift right followed by 11001110

AS shift left : 10011100

Q.2 AR = 11110010

BR = 11111111

CR = 10111001

DR = 11101010

AR \leftarrow AR + BR (Add BR to AR)

CR \leftarrow CR AND DR, BR \leftarrow BR + 1 (AND increment)

AR \leftarrow AR - CR (subtract CR from AR)

Ans. (i) AR = 11110010
+ 11111111
① 11110001


(iii) AR - 11110001
CR - 10111001
00101000

(ii) CR = 10111001

DR = 11101010 AND
10101000

BR = 11111111
① 00000000


* ARITHMETIC LOGIC SHIFT UNIT -



S_3	S_2	S_1	S_0	C_{in}	OP^n
0	0	[0	0	0	$F = A$
0	0	0	0	1	$F = A + 1$
0	0	[0	1	0	$F = A + B$
0	0	0	1	1	$F = A + B + 1$
0	0	[1	0	0	$F = A + \bar{B}$
0	0	1	0	1	$F = A + \bar{B} + 1$
0	0	[1	1	0	$F = A - 1$
0	0	1	1	1	$F = A$
<i>Arithmetic op</i>	0	1	[0	0	$F = A \wedge B$
	0	1	0	1	$F = A \vee B$
	0	1	[1	0	$F = A \oplus B$
	0	1	1	1	$F = \bar{A}$
<i>Logic op</i>		0	X	X	$F = sh\wedge A$
		1	X	X	$F = sh\wedge A$


MODULE - II BASIC COMPUTER ORGANIZATION AND DESIGN

* INSTRUCTION CODE -




Eg:

$$2^{12} = 4096$$



CPU




A computer instruction is a binary code that specifies a sequence of microop's for the computer.

Instruction code together with data are stored in memory.


The computer reads each instruction from memory and places it in control register. A control then interprets the binary code and proceeds to execute by issuing sequence of microop's. The op^n part of the instruction code specifies the op^n to be performed. The op^n must be performed on some data stored in processor registers or in memory.

* ADDRESSING -



Instruction Format


When the address part of instruction code specifies operand, the instruction is said an immediate instruction and it's a type of direct addressing.



Whereas, in the 2nd part of the instruction code designates an address of a memory word in which the address of operand is found then its indirect addressing.

The mode bit is 0 for direct addressing and 1 for indirect addressing.

* REGISTERS -



Compiler instructions are normally stored in consecutive

SWOT


13/8/18

memory locations and executed sequentially one at a time. The control reads an instruction from a specific address from memory and executes it.

The computer needs processor register for manipulating data and registers for storing memory locations.

* TYPES OF REGISTERS -

- ① PC (Program Counter) - It holds the address of the next instruction to be executed.
- ② AR (Address Register) - It holds the address for memory.
- ③ IR (Instruction Register) - It holds the instruction code. The instructions read from memory are stored in IR.
- ④ TR (Temporary Register) - It holds the temporary data.
- ⑤ OUTR (Output Register) - It holds an 8-bit character for an output device.
- ⑥ INPR (Input Register) - It receives an 8-bit character from an input device.
- ⑦ DR (Data Register) - It holds the operands from the memory.
- ⑧ AC (Accumulator or Processor Register) - It is a general purpose processing register.



$S_0 \quad S_1 \quad S_2$

0 0 0 $\rightarrow 0$

0 0 1 $\rightarrow 1$

0 1 0 $\rightarrow 2$

\Rightarrow Extended unit (E) — 1-bit flip flop to store any carry generated.

SWOT

The output of 7 registers and memory is connected with common bus. A specific selected output is selected.


through S_0 , S_1 & S_2 at any given time.

A particular register whose load (LD) is enabled receives the data from the bus during the next block transition.

JNPR is connected to provide information to the bus and OUTPR can only receive information from the bus.

AR is used to specify memory address by using this single register to eliminate the need for an address bus.

(increment is being used to move from one instruction to another.)




Symbol	$I=0$	$I=1$	CLA	INP
AND	0 XXX	8 XXX	CLE	F800
ADD	1 XXX	9 XXX	CMA	F400
LDA	2 XXX	A XXX	CME	F200
STA	3 XXX	B ---	7080	F100
	4 --	C ---		
	5 --	D ---		
	6 --	E ---		

SWOT

14/8/18

where CLA : Clear Accumulator, CLE : Clear Extended bit
CMA : Complement Accumulator, CME : Complement Extended bit

* TIMING AND CONTROL -



The timing for all registers in a basic computer is controlled by master clock generator. The clock pulses don't change the state of a register unless the register is enabled by a control signal.

There are 2 major types of control organizations :

① HARDWIRED - In it, the control logic is implemented with gates, flip flops, decoders and other digital circuits.

② MICROPROGRAMMED - In it, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microops.

→ op code decides the opⁿ.

e.g.: - 1) D₅T₄ : PC + 1.

D₆T₅ : AC \leftarrow PC

D₇T₆ : IR \leftarrow AC


Decode - operands

} Reg. Ref. Instructions

2) D₃T₄ : SC \leftarrow 0

At T₄ SC is cleared to 0 (i.e. Sequence counter) if decoder output D₃ is activated.

⇒ Timing diagram of statement 2,



20/8/18

SC: sequence counter

* INSTRUCTION CYCLE -




① Fetch

② Decode

③ Read Effective Address *Fctr*

④ Execute

JR
15 | 14 - 12 | 11 - 0
I opcode address



The program is executed in the computer by going through a cycle for each instruction. Each 'inst^n' cycle is in turn sub-divided into a sequence of sub-cycles or phases:

- 1) Fetch the instruction from memory
- 2) Decode the instruction.
- 3) Read the effective address from memory
- 4) Execute the instruction.

(* Refer D7 computer instruction flow diagram)

EXECUTION OF REGISTER REFERENCE INSTRUCTION

10


$$\therefore \text{Let } D = I' T_3 = \kappa.$$

$$\sum IR(i) = Bi \quad (\text{operation})$$

M_1	$SC \leftarrow 0$	Clear SC
$M_{B_{11}}$	$AC \leftarrow 0$	Clear AC
$M_{B_{10}}$	$E \leftarrow 0$	Clear E
M_{B_9}	$AC \leftarrow \overline{AC}$	complement AC
M_{B_8}	$E \leftarrow \overline{E}$	complement E
M_{B_7}	$AC \leftarrow 8\text{th AC},$ $AC(15) \leftarrow E, E \leftarrow AC(0)$	circulate right <small>(temp. saving rightmost bit)</small>
M_{B_6}	$E \leftarrow 0$	halt computer

* INPUT / OUTPUT CONFIGURATION —

<u>Input/Output</u>	<u>Serial</u>	<u>Computer Registers</u>
<u>Terminal</u>	<u>Communication</u>	<u>2 Flip flops</u>



21/8/18

* I/O INSTRUCTIONS

Set $D_7 \cdot I\ T_3 = p$ & $IR(6-11) = B$
P: $SC \leftarrow 0$

INP $PB_{11} : AC(0-7) \leftarrow INPR, FG_I \leftarrow 0$

DUT $PB_{10} : OUTR \leftarrow AC(0-7), FG_O \leftarrow 0$

SKI $PB_9 : If (FG_I = 1) then (PC \leftarrow PC + 1)$

SKO $PB_8 : If (FG_O = 1) then (PC \leftarrow PC + 1)$

ION $PB_7 : IEN \leftarrow 1$

IOF $PB_6 : IEN \leftarrow 0$

The serial information from the keyboard is shifted into the I/P register INPR. The serial information for the printer is stored in O/P register OUTR. These 2 registers communicate with communication interface serially with AC in parallel.

The 1 bit I/P flag FG_I is a control flip flop. The flag bit is set to 1 when new information is available in the I/P device and is cleared to zero when the information is accepted by the computer. Initially, the O/P flag FG_O is set to 1, the computer checks this flag if it is 1, the information from AC is transferred in parallel to OUTR and FG_O is cleared to 0.

INP : it inputs a character from INPR to AC and FG_I is set to 0.


SKI : If $FG_I = 1$, skip on input flag i.e. $PC \leftarrow PC + 1$ (move on to the next instruction).

SKO : If $FG_O = 1$, then skip on output flag.

ION : Interrupt enable ON

IOF : Interrupt enable OFF

* FLOWCHART FOR INTERRUPT CYCLE -



In program interrupt, the computer keeps checking the flag bits and when it finds its set it initiates an information transfer. The difference of information flow rate b/w the computer and that of the I/O device makes this type of transfer inefficient. The comp. is wasting time by checking the flag instead of doing some other useful processing task. An alternative to this approach is to let the external device inform the computer when it's ready for the transfer. The IEN (Interrupt enable flipflop) can be set and cleared with 2 instructions. When IEN is set to 0, the flags can't interrupt the computer. When IEN is set to 1, the flags can interrupt.

{ Design of Accumulator Logic Instructions ? }

SWOT

28/8/18

Q. 1) 256 K words of 32 bits each.

A binary code instruction is stored in memory. Instruction has 4 parts : indirect bit, op code, register code specify one of 64 registers and an address part. How many bits are there in op code, register code part and address part.

2) Draw the instruction word format and indicate no. of bits in each part.

Ans.


	15	14	12 11	0
For 16 bit :	I,	opcode	Address	

	I	opcode	Register code	Address
For 32 bits :	1	7	6	18

* P.T.O

Q. 2) C₇T₃ : SC ← 0


Ans: Timing diagram.



SWOT

Prp' (book)

* DESIGN OF ACCUMULATOR LOGIC -



Memory [$D_0 T_5 : AC \leftarrow AC \wedge DR$]

$D_1 T_5 : AC \leftarrow AC + DR$

$D_2 T_5 : AC \leftarrow DR$

Memory [$PB_{11} : AC(0-7) \leftarrow INPR$]

$\mu B_9 : AC \leftarrow \bar{AC}$

$\mu B_7 : AC \leftarrow \text{Shl } AC, AC(15) \leftarrow E$

Registers [$\mu B_{16} : AC \leftarrow \text{Shl } AC, AC(0) \leftarrow E$]

$\mu B_{14} : AC \leftarrow 0$

$\mu B_{15} : AC \leftarrow AC + 1$

~~Ans.~~

Adder & Logic ckt- has 3 sets of I/P : 1 set from O/P of AC, another from DR and the 3rd set of I/P comes from INPR.

* Continued
Ans. 1

$$256K = 2^8 \times 2^{10} = 2^{18}$$

$$1 \text{ to } 64 \text{ reg.} = 64 = 2^6$$

Address part = 18 bits

Register code = 6 bits

Indirect bit = 1 bit

opcode = $32-25 = 7$ bits