




## MODULE - I


19/7/18

⇒ Micro operation - The operations executed on data stored in registers are called as Microoperations.  
 Ex- Shifting info. from 1 register to other, count, clear, load.

The symbolic notation used to describe the microoperation transfers among registers is called a register transfer language.



⇒ Block diagram of Register




\*  $P = 1 \quad R_2 \leftarrow R_1$

$P = 0$

$P: R_2 \leftarrow R_1$

Used for synchronization




→ Basic symbols for Register transfer

<u>Symbol</u>	<u>Description</u>	<u>Example</u>
letters & Numbers	Denotes a Register	(Memory Address Reg.) MAR, R <sub>2</sub>
( )	Denotes a part of a Register	R <sub>2</sub> (0-7), R <sub>2</sub> (L) ↓ low bits
←	Denotes transfer of information	R <sub>2</sub> ← R <sub>1</sub>
(comma) ,	Separates two microoperation	R <sub>2</sub> ← R <sub>1</sub> , R <sub>1</sub> ← R <sub>2</sub>

T: R<sub>2</sub> ← R<sub>1</sub>, R<sub>1</sub> ← R<sub>2</sub>

⇒ Multiplexer (Transmitting end)

A device having many I/P's & single O/P & some selection lines.




selected Register A  $\leftarrow$  Selection Lines

00	first Bit of every multiplex
01	2 <sup>nd</sup>
10	3 <sup>rd</sup>
11	4 <sup>th</sup>

Date: 11


Page No: \_\_\_\_\_

## Bus & Memory Transfer




In case of no multiplexers, three state bus buffer is used.

## 3 state Buffer






when  $C = 0$  (high impedance), it will not work.  
(open circuit condition)

A three-state gate is a digital circuit that exhibits 3 states. 2 states are equivalent to logic 0 & 1 & third is a high impedance state (means 0) disconnected



⇒ Arithmetic (Add Binary no) Using 4 full Adders



$M = 0$ , B (same)  
 $M = 1$ , complement SARAA

Adder Subtractor (Both)

Ex-  $M = 1$        $5 \rightarrow 0101$   
 $3 \rightarrow 0011$

Result will be  $10010$


Ignore the carry, then result  
 $0010$  i.e. (2)

A Microoperation is an elementary operation performed with the data stored in the registers. The M.O. most often encountered in digital computers are classified under 4 categories -

NOTE- (we do not change the content of register during transfer in 1st) <sup>only</sup>

- 1) Register transfer microoperations transfer binary information from 1 to another register.
- 2) Arithmetic microoperation perform arithmetic operations on numeric data stored in the register.
- 3) Logical microoperation perform bit manipulation operations on non-numeric data stored in registers.
- 4) Shift microoperation performs shift operations on data stored in the registers.

$\Rightarrow$  Binary Incrementer



$\Rightarrow$  Arithmetic Circuit for Microoperations of 4-bit

Date: \_\_\_\_\_

Page No: \_\_\_\_\_

$C_{in}$

$S_1$

$S_0$

$B_0$

$S_1$

$S_0$

0 MUX

1 4x1

2

3

$A_0$

$X_0$

$C_0$

PA

$D$

$y_0$

$c_1$

$B_1$

$S_1$

$S_0$

0 MUX

1 4x1

2

3

$A_1$

$X_1$

$C_1$

PA

$D_1$

$y_1$

$c_2$

$B_2$

$S_1$

$S_0$

0 MUX

1 4x1

2

3

$A_2$

$X_2$

$C_2$

PA

$D_2$

$y_2$

$c_3$

$B_3$

$S_1$

$S_0$

0 MUX

1 4x1

2

3

$A_3$

$X_3$

$C_3$

PA

$D_3$

$y_3$

$c_{out}$

logic

SARAF

# Table for Microoperations



Date: \_\_\_\_\_

Page No: \_\_\_\_\_

Select	Input	D/P	Microoperations
$S_1 \ S_0 \ C_{in}$	$y$	$D = A + y + C_{in}$	
0 0 0	B	$D = A + B$	Add
0 0 1	B	$D = A + B + 1$	Add with carry
0 1 0	$\bar{B}$	$D = A + \bar{B} = A - B - 1$	Subtract with borrow
0 1 1	$\bar{B}$	$D = A + \bar{B} + 1$	Subtract
1 0 0	0	$D = A$	Transfer A
1 0 1	0	$D = A + 1$	Increment A
1 1 0	1	$D = A - 1$	Decrement A
1 1 1	1	$D = A$	Transfer A

⇒ Logic Microoperations

A 0 1 0 1  
B 0 0 1 1

- ① Selective Set (OR) → The selective set operation sets to 1, the bits in the register A where there are corresponding 1's in the register B.

1010 A       $A \leftarrow A + B$

1100 B

1110 New A

0101 01000000

- ② Selective complement (XOR) → The selective complement operation complements bits in A where there are corresponding 1's in register B.

1010 A

1100 B

0110 New A

- (3) Selective clear operation - clear to 0, the bits in A only where there are corresponding 1's in B.

1 0 1 0	A
1 1 0 0	B
<u>1 0 1 0</u>	New A

(7)  
symbol :-  
sh l  
sh R

- (4) Mask operation - The mask operation (AND) is similar to the selective clear operation except that the bits of A are cleared only where there are corresponding 0's in B.

1 0 1 0	A
1 1 0 0	B
<u>1 0 0 0</u>	New A

- (5) Insert operation - Insert a new value into a group of bits (Masking + ORing)

A →	0 1 1 0	1 0 1 0	0 0 1 1 0 1	1 0 1 0	ash l
Mask →	0 0 0 0	1 1 1 1	0 1 1 1	1 1 1 1	ash r
	0 0 0 0	1 0 1 0			

Then OR → 1 1 0 1 1 0 1 0  
1 1 0 1      1 0 1 0

NOTE

- (6) Clear operation - Compares the words or bits in A & B & produces 0 if 2 numbers are equal.

1 0 1 0
1 0 1 0
<u>0 0 0 0</u>

SARAA

(7)

Shift microoperation - 3 types of shift operations  
logical, circular & Arithmetic shift.


symbol:

Sh l

A logical shift is one that transfers 0 through the serial input.

Sh R

$$R_1 \leftarrow Sh l R_1$$


shift left 

$$R_1 \leftarrow Sh l R_2$$

$$R_1 \leftarrow Sh R R_1$$

1 0 1 0

The circular shift is also known as rotate operation. Circulates the bits of register around the 2 ends without the loss of information.



ash l R: An arithmetic shift is a microoperation that shifts a assigned binary number to left & right. An arithmetic shift  $\neq$  l multiplies assigned binary no. by 2 & arithmetic shift  $\neq$  r divides assigned binary no. by 2.

NOTE

\* Arithmetic shift must leave the signed bit unchanged because the sign of the no. remains the same when it is multiplied or divided by 2.

+ve

-ve number

Arith...

0 1000

8

1 1000

-8

Right shift

0100

4

1100

-4

0010


2

1110

-2

SARAA

## → Arithmetic logic Unit




	$S_1, S_0$		
1 logic ckt.	0 1	OR	$A \vee B$
0	0 0	AND	$A \wedge B$
2	1 0	XOR	$A \oplus B$
3	1 1	$\bar{A}$	

- Q. Draw the Block diagram of the hardware that implements the following register transfer statement.


$$yT_2 : R_2 \leftarrow R_1, R_1 \leftarrow R_2$$

A.  $y = D$   
 $T_2$

clock

- Q. Draw the block diagram for the hardware that implements the statement :

$$x + y = z : AR \leftarrow AR + BR$$



- Q. Represent the following Control Statement by 2 registers transfer statements with control function  
 If ( $P=1$ ) then  $R_1 \leftarrow R_2$   
 else if ( $\theta=1$ ) then  $R_1 \leftarrow R_3$

A.  $P : R_1 \leftarrow R_2$

$P'Q : R_1 \leftarrow R_3$

- Q. The outputs of 4 registers  $R_0, R_1, R_2, R_3$  are connected through a  $4 \times 1$  Multiplexer to the inputs of 5<sup>th</sup> register ( $R_5$ ). Each Register is 8 bits long.  
 The required transfer are dictated by 4 timing variables

SARFAA



Date : 11

Page No.:

To to  $T_3$  of.


$$T_0 : R_5 \leftarrow R_0$$

$$T_1 : R_5 \leftarrow R_1$$

$$T_2 : R_5 \leftarrow R_2$$

$$T_3 : R_5 \leftarrow R_3$$


The timing variables are mutually exclusive which means that only 1 variable is equal to 1 at a given time while the other three are equal to 0. Draw the block diagram showing the hardware implementation of the Register transfer. Include the connections necessary from the four timing variables to the selection inputs of the MUX & to the load input of the Register  $R_5$ .

A.

Q. Show the hardware that implements the following. Include the logic state for the control function & a block diagram for the binary counter with a count enable input.

SARAF

$$\bar{x}yT_0 + T_1 + y'T_2 \Rightarrow AR \leftarrow AR + 1$$

A<sub>0</sub>

2. Implement the adder using  
Logic sub-components

1. Adder is made of adder length blocks

2. Each adder length block is made of adder length sub-blocks

3. Each adder length sub-block is made of adder length sub-sub-blocks

4. Each adder length sub-sub-block is made of adder length sub-sub-sub-blocks

5. Each adder length sub-sub-sub-block is made of adder length sub-sub-sub-sub-blocks

6. Each adder length sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-blocks

7. Each adder length sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-blocks

8. Each adder length sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-blocks

9. Each adder length sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-blocks

10. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks

11. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks

12. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks


13. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks

14. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks


15. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks

16. Each adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-block is made of adder length sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-blocks

## MODULE - II



Program → set of instructions




If  $I \rightarrow 0$  (direct addressing) &  
 $I \rightarrow 1$  (indirect addressing)

- \* The organization of computer is defined by its internal registers, the timing & control structure & the program. A program is a set of instructions that specify the operations, operands & the sequence by which processing has to occur. An instruction code is a group of bits that instructs the computer to perform a specific operation.

The operation code (op-code) of an instruction is a group of bits that define operations such as add, subtract, shift, complement etc.

Memory 4096 x 16




Indirect → effective add. of the operand



Date: 11

Page No.: \_\_\_\_\_



## ⇒ Computer Registers

<u>Registers</u>	<u>No. of bits</u>	<u>Register Name</u>	<u>function</u>
DR	16	Data Register	Holds memory operands
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor Register
IR	16	Instruction Register	Holds Instruction code
TR	16	Temporary Register	Holds Temporary data
PC	12	Program Counter	Holds address of instruction
INPR	8	I/P Register	Holds I/P characters
OUTR	8	O/P Register	Holds O/P characters


## ⇒ Common Bus System

If  $S_2 S_1 S_0 \Rightarrow 100$  AC will load data to Bus  
 [Bus  $\leftarrow$  AR] then by default last 4 will be 0.

Date: 11  
 Page No:

(AR) PC  $\leftarrow$  Bus)

Most significant 4 will be lost.  
 Starting (0-11)  
 will be trans..



$E \rightarrow F/F$   
 flip/flop  
 (1 bit Memory dev)

## → Computer Instructions

0	I	opcode	Address	(opcode 000 through 110)
1				Memory Ref. instruction
2	Direct	15 14	12 11	
3	0	1 1 1	Register Oper.	opcode = 111, I = 0
4	starts with 7			Register Ref. instruction.
5				
6				
7	I	1 1 1	I/O operation	opcode = 111, I = 1
8	Indirect			I-P - O/P instruction
9				starts with P
A				
F				
	SARAA			

I = 0  
 AND  
 ADD  
 1 XXX

Basic Com

⇒ Timing


Control

$I = 0$	$I = 1$
0XXX	8XXX [And memory word to AC]
1XXX	9XXX [Add memory word to AC]


### Basic Computer Instructions (Do yourself if)

⇒ Timing & control


Control Unit



(a)  $T_4 D_3 : SC \leftarrow 0$




- Q. What has to be done to the bus system of fig. (15 pg back) to be able to transfer information from any register to another register, specifically show the connections that must be included to provide a path from the output of register C to the S<sub>i</sub> of register A.



- Q. Draw a diagram of a bus system similar to fig. (common) but use three state buffer & a decoder instead of a 4x1 MUX.

Instruction Cycle    ① fetch    ② Decode    ③ Execute



## Memory Reference Instruction

- To • AND to AC - In this instruction, one operation takes place. On the bits of AC & memory word specified by the effective address. The result of the operation is transferred to AC.

first data transferred to DR     $DR \leftarrow M[AR]$

bug no direct con. b/w Bug. & AC  $\leftarrow$  AC  $\wedge$  DR SC  $\leftarrow$  0 : Do T5

## Accumulator

~~Ex:~~ ADD to AC :

D<sub>1</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]

D<sub>1</sub>T<sub>5</sub>: AC  $\leftarrow$  AC + DR      E  $\leftarrow$  cout      SC  $\leftarrow$  0

~~Ex:~~ \* LDA - (load to Accumulator)

D<sub>2</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]

D<sub>2</sub>T<sub>5</sub>: AC  $\leftarrow$  DR,      SC  $\leftarrow$  0

This instruction transfers the memory word specified by effective address to AC.

~~Ex:~~ \* STA (Store AC)

Store the content of AC into memory word specified by the effective address.

5 10 8  
D<sub>3</sub>T<sub>4</sub>: M[AR]  $\leftarrow$  AC,      SC  $\leftarrow$  0

~~Ex:~~ \* BUN (Branch unconditionally)

This instruction transfers the program to the instruction specified by effective address. The BUN instruction allows the programmer to specify an instruction out of sequence.

5 15 6  
D<sub>4</sub>T<sub>4</sub>: PC  $\leftarrow$  AR

~~Ex:~~ \* BSA (Branch & save Return address)

This instruction is useful for branching to a portion of a program called a subroutine.

D<sub>5</sub>T<sub>4</sub>: M[AR]  $\leftarrow$  PC      SC  $\leftarrow$  1,      PC  $\leftarrow$  AR + 1

D<sub>5</sub>T<sub>5</sub>: PC  $\leftarrow$  AR,      SC  $\leftarrow$  0

SARFAA

	20	0 BSA 135		20	0 BSA 135
PC = 21		Next Instruction		21	Next Instruction
AR = 135				135	21
136		Subroutine		136	Subroutine
		↓			↓
	1 BUN	135		1 BUN	135

~~\* ISZ (Increment & Skip if Zero)~~

This instruction increments the words specified by the eff. address & if the incremented value is equal to 0, PC is incremented by 1.

D<sub>7</sub>T<sub>4</sub>: DR ← M[AR]

DCTS:  $DR \leftarrow DR + 1$


D6T6:  $M[AR] \leftarrow DR$ , if ( $DR = 0$ )  $PC \leftarrow PC + 1$ , ~~else PC~~

Register ref. instruction are recognized by  $D_7 = 1$ ,  $I = 0$

$$I=0 \quad D_7 = 1 \quad \cancel{D_8} \quad (I'D_7 T_3)$$

## → Input Output Configuration

(Flag output)  
FGO → default 1  
changes to 0




FGI default 0  
changes to 1

## → Interrupt

Inst. cycle = 0 X = 1

Interrupt cycle



Q. for the following control S/P active bus system is shown in Fig. for each case specify the register transfer that will be executed during the next clock transition.


A.

<u>S<sub>2</sub> S<sub>1</sub> S<sub>0</sub></u>	<u>Id. of Register</u>	<u>Memory</u>	<u>Adder &amp; logic Ckt.</u>
1 1 1	IR	Read	-
1 1 0	PC	-	-
1 0 0	DR	Write	-
0 0 0	AC	-	Add

1)  $IR \leftarrow M[AR]$ 2)  $PC \leftarrow TR$ 3)  $DR \leftarrow AC$  $M[AR] \leftarrow DR$ 4)  $AC \leftarrow AC + DR$  $AC \leftarrow DR + INPR$  $AC \leftarrow INPR + AC$ Reversed  
Above①  $AR \leftarrow PC$ ②  $IR \leftarrow M[AR]$ ③  $M[AR] \leftarrow TR$ ④  $AC \leftarrow DR, DR \leftarrow AC$ 

<u>S<sub>2</sub> S<sub>1</sub> S<sub>0</sub></u>	<u>Id. of Register</u>	<u>Memory</u>	<u>Adder &amp; logic Ckt.</u>
0 1 0	AR	-	-
1 1 1	IR	Read	-
1 1 0	-	Write	-
0 1 1	DR & AC	-	Transfer

⇒ Design of a Accumulator logic



$D_0 T_5 : AC \leftarrow AC \wedge DR$

$D_1 T_5 : AC \leftarrow AC + DR$

$D_2 T_5 : AC \leftarrow DR$

$\#B_{11} : AC(D-7) \leftarrow INPR$

$\#B_9 : AC \leftarrow \bar{AC}$

$\#B_7 : AC \leftarrow Shl\ AC, AC[15] \leftarrow E$


$\#B_6 : AC \leftarrow Shr\ AC, AC(0) \leftarrow E$

$\#B_{11} : AC \leftarrow 0$

$\#B_5 : AC \leftarrow AC + 1$


Expansion of control gates

(Next pg)



⇒ Control Memory

(Pipeline Register)



Next-address Information

Microprocessor

SARAF

Do  
yourself

## \* Address Sequencing & Design of a Control Unit

(ASSIGNMENT)

Date: 11

Page No:

5

16/8/18

A control unit whose binary control variables are stored in memory is called a Microprogram control unit. • Each word in a control memory contains within a microinstruction.

- The microinstruction specifies one or more microoperations for the system.
- A sequence of microinstructions constitute a microprogram.
- \* RAM & ROM.

①

②

③

④

St

Ex

To

Co

⇒

Gen

- Control Memory is a part of Control unit & mostly used for reading.
- The control memory address register specifies the address of the microinstruction & the control data register holds the microinstruction read from memory.
- The microinstruction contains a control word that specifies one or more microoperations for the data processor.
- The next address generator is sometimes called sequencer as it determines the address sequence that is read from control memory.
- The control data register holds the present microinstruction while the next address is computed & read from memory. So sometimes known as Pipeline Register.

[00] R<sub>1</sub>

010 R<sub>2</sub>

111 R<sub>7</sub>

R<sub>3</sub> ← R<sub>1</sub> + R<sub>2</sub>  
↓ MUX ↓ MU

decoder A

destinator

## MODULE - 3

16/8/18




Date: 11  
Page No:

### CPU

- ① Storage Component :- Registers, flip flops
- ② Execution Component :- ALU
- ③ Transfer Component :- Bus
- ④ Control Component :- Control Unit

⇒ General Register Organization



$$R_3 \leftarrow R_1 + R_2$$

SEL A	SEL B	SEL D	DPR
001	010	011	00010

SARFAA

Table

<u>OPR Selector</u>	<u>Operation</u>	<u>Symbol</u>
00000	Transfer A	TSFA
00001	Increment A	INCA
00010	Add A + B	ADD
00101	Subtract A - B	SUB
00110	Decrement A	DEC A
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
01110	Complement A	COMA
10000	Shift right A	SHRA
11000	Shift left A	SHLA

Stack Organization

6 Bits

2 Flip Flop

LIFO

(Stack Pointer) SP

63 : FULL    64 : EMPTY

PC

Instruction

1000

AR {

operand

2000

3000

3998

3999

4000

Register Stack

Memory Stack

M[SP] ← DR

M[SP] ← DR (Push)

SP ← SP + 1

SP ← SP - 1

When FULL is 1, we have to pop stack if full.

When EMPTY is 1, we have empty stack.

SARAA

Q. Explain why each of the microoperation cannot be executed during a single clock pulse in the system. Specify a sequence of microoperations that will perform the operation

- a)  $IR \leftarrow M[PC]$
- b)  $AC \leftarrow AC + TR$
- c)  $DR \leftarrow DR + AC$  (AC not changing)

Q. Draw a timing diagram similar to before fig. assuming that  $SC$  is cleared to zero at time  $T_3$ . If the control system  $C_7$  is active:

$$C_7 T_3 : SC \leftarrow 0$$

$C_7$  is activated with a positive clock transition associated with  $T_1$ .

A. a) PC cannot provide address to the memory, so transfer to AC first.

$$AR \leftarrow PC$$

$$IR \leftarrow M[AR]$$

b)  $DR \leftarrow TR$  Add operation must be done with DR.  
Transfer TR to DR first.


$$AC \leftarrow AC + DR$$

c)  $AC \leftarrow DR$ ,  $DR \leftarrow AC$

$$AC \leftarrow AC + DR$$

$$AC \leftarrow DR$$

\* Sub 0



A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Difference} = A\bar{B} + \bar{A}B = A \oplus B \Rightarrow$$

$$\text{Borrow} = \bar{A}B$$

$\Rightarrow$  full Subtractor

A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Difference} = \bar{A}\bar{B}C + \bar{A}BC +$$

$$A\bar{B}\bar{C} + ABC$$

= ~~ANICBEGED~~

= A

$\Rightarrow$

SARAA

USPn 3

Add Reg  
Instructs

\* Sub o

⇒ Instruction format

CPU organization can be of 3 types -

- (i) Single accumulator organization
- (ii) General Register organization
- (iii) Stack Organization

(i) ADD A

$$AC \leftarrow AC + M[A]$$

(ii) Add  $R_1, R_2, R_3$       Add  $R_1, R_3$   
 $R_1 \leftarrow R_2 + R_3$        $R_1 \leftarrow R_1 + R_3$

⇒ In single accumulator organization the instruction format in this type of computer uses 1 address field.

- ⇒ In general register type the computer needs 3 register address field ex- Add.  $R_1, R_2, R_3$
- In this the no. of address fields can be reduced from 3 to 2 if the destination register is one of the same as source register. Ex- Add  $R_1, R_3$
- Add  $R_1, A$       MOV  $R_1, R_2$   
 $R_1 \leftarrow R_1 + M[A]$        $R_1 \leftarrow R_2$

⇒ In stack organization, the instruction will be like  
 PUSH X      store in stack (Implemented stack)

⇒ 3-address Instruction or Registers

$$(A+B) * (D+E)$$

Using 3  
Address  
Registers  
Instruction

ADD  $R_1, A, B$

$$R_1 \leftarrow M[A] + M[B]$$

ADD  $R_2, D, E$

$$R_2 \leftarrow M[D] + M[E]$$

MUL  $X, R_1, R_2$

$$X \leftarrow R_1 * R_2$$

SARAA

In the Instruction format we will use ADD, SUB, MUL, DIV for operation. MOV for transfer type operation & LOAD and STORE for transfer to & from memory & AC register.

Using 2

Registers

Add. Inst.

MOV R<sub>1</sub>, A      R<sub>1</sub> ← M[A]  
ADD R<sub>1</sub>, B      R<sub>1</sub> ← R<sub>1</sub> + M[B]

MOV R<sub>2</sub>, D      R<sub>2</sub> ← M[D]  
ADD R<sub>2</sub>, E      R<sub>2</sub> ← R<sub>2</sub> + M[E]

MUL R<sub>1</sub>, R<sub>2</sub>      R<sub>1</sub> ← R<sub>1</sub> \* R<sub>2</sub>

MOV X, R<sub>1</sub>      X ← R<sub>1</sub>

The advantage of 3 address format is that it results in short program when evaluating arithmetic operation. The disadvantage is that the binary coded instruction require too many bits to specify 3 addresses.

Using 1

LOAD A

ADD B

STORE T

LOAD D

ADD E

MUL T

STORE X

Zero address Organization

SARAF

Mod 3

Q1. Specify the control word that must be applied to the processor of fig to implement the following microoperations-

- $R_1 \leftarrow R_2 + R_3$
- $R_4 \leftarrow \overline{R_4}$
- $R_5 \leftarrow R_5 - 1$
- $R_6 \leftarrow \text{SHL } R_1$
- $R_7 \leftarrow I/P$

Q2. Determine the microoperations that will be executed in the processor of fig (same), when the following 14-bit control word are applied-

- 001 010 011 00101
- 000 000 000 00000
- 010 010 010 01100
- 000 001 000 00010
- 111 100 011 10000

Q3. Convert the following Infix to Reverse Polish notation:-

- $A * B + C * D + E * F$
- $A * B + A * (B * D + C * E)$
- $A + B * [C * D + E * (F + G)]$
- $A * [B + C * (D + E)]$   
 $F * (G + H)$

Q4. Convert the following arithmetic expressions from Rev. Polish to Infix:-

- $A B C D E + * - /$
- $A B C D E * / - +$
- $A B C * / D - E F / +$
- $A B C D E F G + * + * + *$

SARFAA

3 E D

- Q5. Convert the following arithmetic exp. into reverse Polish notation & show the stack operations for evaluating the results :-

A30

a)  $(3+4)[10(2+6)+8]$

- \* Q6. WAP to evaluate the arithmetic statement :-

$$X = A - B + C * (D * E - F) \\ G + H * K$$

- a) Using a general register computer with 3 address instruction
- b) . . . . . 2 address
- c) Using an AC type computer with 1 address
- d) Using a stack organized operation with 0 address

### Solutions

SEL A	SEL B	SEL D	OPR
-------	-------	-------	-----

A10. a) ~~000 000 000 00000~~  
010 011 001 00010

b) 100 ~~XXX~~ 100 01110  
XXX

c) 101 ~~XXX~~ 101 00110  
XXX

d) 001 ~~XXX~~ 110 11000  
XXX

e) 000 XXX 111 00000

$(H+K)*J$

- A20. a)  $R_3 \leftarrow R_1 - R_2$       c)  $R_3 \leftarrow S * R_1$   
 b) Out.  $\leftarrow$  ~~Sum~~      c)  $R_3 \leftarrow S * R_1$   
 c)  $R_2 \leftarrow R_2 \oplus R_2$       d)  $Out. \leftarrow S * R_1$

SARAF

A3. a)  $A * B + C * D + E * F$

$= AB * + CD * + EF *$

$= AB * + CD * EF * +$

$= AB * CD * EF * +$

b)  $A * B + A * (B * D + C * E)$

$= A * B + A * BD * + CE *$

$= A * B + A * BD * CE * +$

$= A * B + ABD * CE * + *$

$= A * B ABD * CE * + *$

$= AB * ABD * CE * + *$

c)  $A + B * [C * D + E * (F + G)]$

$= A + B * [CD * + EFG + *]$

$= A + B * [CD * EFG + * +]$

$= A + BCD * EFG + * + *$

$= ABCD * EFG + * + *$

d)  $A * [B + C * (D + E)]$

$F * (G + H)$

$= A * [B + C * DE + ]$

$F * GH +$

$= A * [B + CDE + *]$

$FGH + *$

$= A * [BCDE + * + ]$

$FGH + *$

$= ABCDE + * + * FGH + *$



A4.

$$\begin{aligned} \text{a) } & A B C D E + * - / \\ & = A B C D + E * - / \\ & = A B C * (D + E) - / \\ & = A B - C * (D + E) / \\ & = A \\ & [B - C * (D + E)] \end{aligned}$$

A5.

$$\begin{aligned} \text{b) } & A B C D E * / - + \\ & = A B C D * E / - + \\ & = A B \underline{C} - + \\ & \quad (D * E) \\ & = A B - \underline{C} + \\ & \quad (D * E) \\ & = A + B - \underline{C} \\ & \quad (D * E) \end{aligned}$$

A6.

$$\begin{aligned} \text{c) } & A B C * / D - E F / + \\ & = A B * C / D - \underline{E} + \\ & \quad F \\ & = \underline{A} D - \underline{E} + \\ & \quad B * C \quad F \\ & = \underline{A} - D \underline{E} + \\ & \quad B * C \quad F \\ & = \underline{A} - D + \frac{E}{F} \end{aligned}$$

$$\text{d) } A B C D E F G + * + * + *$$

$$\begin{aligned} & = A B C D E (F + G) * + * + * \\ & = A B C D (E * (F + G)) * + * \\ & = A B C (D + E * (F + G)) * + * \\ & = A B (C * (D + E * (F + G))) * + * \\ & = A B + C * (D + E * (F + G)) * \\ \text{simplified} & = A * (B + C * (D + E * (F + G))) \end{aligned}$$

A50

$$(3+4) [10(2+6)+8] = 616$$

				6		10		8					
	4		2	2	8	8	80	80	88				
3	3	7	7	7	7	7	7	7	7	616			= 616
3	4	+	2	6	+	10	*	8	+	*			

A60

$$X = A - B + C * (D * E - F)$$

$$G + H * K$$

a) MUL R<sub>1</sub>, D, ESUB R<sub>5</sub>, ~~R<sub>2</sub>~~, R<sub>4</sub>SUB R<sub>2</sub>, R<sub>1</sub>, FMUL R<sub>6</sub>, H, KMUL R<sub>3</sub>, R<sub>2</sub>, CADD R<sub>7</sub>, R<sub>6</sub>, G<sub>1</sub>ADD R<sub>4</sub>, R<sub>3</sub>, BDIV X, R<sub>5</sub>, R<sub>7</sub>b) MOV R<sub>1</sub>, DSUB R<sub>2</sub>, R<sub>1</sub>MUL R<sub>1</sub>, EMOV R<sub>3</sub>, HSUB R<sub>1</sub>, FMUL R<sub>3</sub>, KMUL R<sub>1</sub>, CADD R<sub>3</sub>, G<sub>1</sub>ADD R<sub>1</sub>, BDIV R<sub>2</sub>, R<sub>3</sub>~~SUB R<sub>1</sub>~~MOV X, R<sub>2</sub>MOV R<sub>2</sub>, A

c) LOAD D

LOAD H

MUL E

MUL K

SUB F

ADD G

~~MUL C~~STORE T<sub>3</sub>

ADD B

LOAD T<sub>2</sub>STORE T<sub>1</sub>DIV T<sub>3</sub>

LOAD A

STORE X

SUB T<sub>1</sub>STORE T<sub>2</sub>

SARAA

~~gms~~~~RS~~

## → ADDRESSING MODES

- 1) Implied Mode - In this mode the operands are specified implicitly in the def. of the instruction. For ex- Complement, Increment Accumulator.
- 2) Immediate Mode - In the Immediate mode, the operand is specified in the instruction itself.
- 3) Register Mode - In this mode the operands are in registers that reside within the CPU
- 4) Register Indirect mode - In this mode the instructions specify a register in the CPU whose content give the address of the operand in the memory.
- 5) Auto Increment/Decrement Mode - In auto increment mode the content of register is incremented after the execution of the instruction.  
In Auto decrement mode the content of register is decremented before the execution of the instruction.
- 6) Direct Address mode - In this mode the effective add. is equal to the address part of the instruction.
- 7) Indirect Address mode - In this mode the address field of the instruction gives the address where the effective address is stored in the memory.
- 8) Relative Address mode -  $PC + Address = \text{Effective address}$
- 9) Indexed Address mode -  $IR + Address = \text{Effective address}$   
SARAA  
Indexed Register of Instruction

10) Base Register Address mode -  $BR + \text{Address part} = \text{effective address}$

↓  
Base

Num.Q.

200 | Load to AC | Mode

201 | Address = 500

202 | Next Instruction

PC

200

399 | 450

400 | 700

R,

500 | 800

400

600 | 900

XR Index

702 | 325

AC

800 | 300

BR

250

<u>Mode</u>	<u>Effective Address</u>	<u>Operand [AC]</u>
Immediate	201	500
Direct	500	800
Indirect	800	300
Relative	702	325
Indexed	600	900
Auto Inc.	400	700
Auto Dec.	399	450
Register D	-	400
Register I	400	700
Base Register	750	479

- Q. An instruction is stored at location 300 with its address field at 301. The address field has the value 400.  
A processor Register R<sub>1</sub> contains 200. Evaluate the effective address if addressing mode Pr

(i)	Direct	400
(ii)	Immediate	301
(iii)	Relative	702
(iv)	Register Indirect	200
(v)	Index with R <sub>1</sub> as IR	600

## → Data Transfer & Manipulation

Load	LD	
Store	ST	
Move	MOV	(i)
Exchange	XCH	
Input	IN	
Output	OUT	
Push	PUSH	INC
Pop	POP	DEC
		ADD

- The LOAD instruction is used to designate a transfer from memory to a processor register.
- The STORE inst. is from processor register into memory.
- MOVE to transfer from 1 register to another.
- EXCHANGE swaps data b/w 2 registers or register and a memory word.
- Input output Inst. transfers data in a processor register & I/O terminals.
- PUSH & POP transfer data b/w processor register & memory stack.

Load Inst. using different modes

Direct Address	LD ADR	AC $\leftarrow M[ADR]$
Indirect .....	LD @ ADR	AC $\leftarrow M[M[ADR]]$
Relative .....	LD \$ ADR	AC $\leftarrow M[PC + ADR]$
Immediate Operand	LD #	AC $\leftarrow NBR$ (data)
Index Address	LD ADR (X)	AC $\leftarrow M[ADR + R_1]$
Register	LD RI	AC $\leftarrow R_I$
Register Indirect	LD(RI)	AC $\leftarrow M[R_I]$
Auto Increment	LD(RI) +	AC $\leftarrow M[R_I]$ , $R_I \leftarrow R_I + 1$

Data Manipulation

Data manipulation instruction performs operations on the data. It can be divided into 3 basic types -

- (i) Arithmetic (ii) Logical & Bit wise (iii) Shift Instructions

INC

Increment

DEC

Decrement

ADD

ADD

SUB

Subtract

MUL

Multiply

DIV

Divide

ADDC

Add with carry

SUBB

Sub. with borrow

NEG

Negate (2's compl.)

## Logical & Bit Manipulation

CLR	Clear
COM	Complement
AND	AND
OR	OR
XOR	XOR
CLRC	Clear carry
SETC	Set Carry
COMC	Complement carry
EI	Enable Interrupt
DI	Disable Interrupt

Q. A 2-word instruction is stored in memory at an address designated by symbol  $w$ . The address field of the instruction stored at  $w+1$  is designated by  $y$ . The operand used during execution of the instr. is stored at an address symbolized by  $Z$  & Index register containing value  $x$ . State how  $Z$  is calculated from other addresses, if the addressing mode is

- 1) Direct  $y$
- 2) Indirect  $M[y]$
- 3) Relative  $w+2+y$
- 4) Indexed  $x+y$

Q. WAP to evaluate the arithmetic statement

$$X = A * (B + C) + D / E * F + G$$

Using a general register comp. with 3 operand Instructions, 2, 1 operand (AC type computer with 1 operand Inst.)

Using a stack organized computer with 0 add. Instructions.

Do not modify the values of  $A, B, C, D, E, F, G$ . Use a temporary location  $T$  to store intermediate result if necessary

Q. Explain various types of logical operations available. Starting from an initial value of  $R = 11011101$ . Determine the sequence of binary values in  $R$  after each operation in the sequence.

- (i) A logical shift left followed by (ii) Arith. shift right  
(iii) followed by another Arith. shift right iv) LSR shift left  
Show all your work. Repeat the same for  $R = 00111100$ .

Q. A digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers.

- How many selection lines (inputs) for each MUX.
- What size of multiplexers are needed.
- How many multiplexers are there in the bus.

Q. What are various addressing modes? Explain any 5 with examples.

Q. Draw flowchart for Instruction cycle of computer & explain it.

Q. Convert from Infix to Reverse polish:-

(i)  $A * B + C * D$

(ii)  $A * (B * D) + C * E$

Q. What are registers? Mention various types of register & explain any 2.

Q. What is the diff. b/w logical, circular & Arithmetic shift

Q. Diff. b/w Hardwired vs Microprogrammed control unit.

RIS & CIS process

Q. Draw a common bus system using Multiplexers as well as 3 State buffers.

An instruction is stored at location 200.

Design a 4-bit combination circuit using 4-bit full adder.

Define :-

- Microoperations
- Microinstructions
- Microprogram

What is the diff. b/w direct & Indirect Address instruction?  
How many references to memory are needed for each type of instruction to bring an operand into a process register?

## PROGRAM CONTROL INSTRUCTIONS


(Direct)  
(Indirect  
Add.)

Branch	BR	Conditional, unconditional
Jump	JMP	
Skip	SKP	$\Rightarrow$ zero Address
Call	CALL	Used in Subroutines
Return	RET	
Compare	CMP	(by subtraction)
Test	TST	(by ANDing)

### Status Bit Conditions

conditional code or

flag



Status Register is used in the CPU where status bit conditions can be stored for further analysis.

- 1) Bit C - It is set to 1, if the end carry  $C_8$  is 1, it is clear to 0 if  $C_8$  is 0.
- 2) Bits - It is set to 1, if the highest order bit  $F_7$  is 1
- 3) Bit Z - It is set to 1, if the output of ALU contains all zeros.
- 4) Bit V - It is set to 1, if the XOR of the last 2 carries is equal to 1 & clear to 0 otherwise.

for 8 bit ALU,  $V = 1$  if the output is greater than +127 or, less than -128.

Example:  $A = 11110000$        $B = 00010100$

$$B = 00010100$$

$A - B$  without using of overflow flag

$$\bar{B} = 11101011$$

Now  $A - \bar{B}$  =  $11101011$  (1's complement of  $\bar{B}$ )

$$A - \bar{B} = 11101100$$

$$C_7 \rightarrow 00$$

$A$  is 11110000. Values  $V = 0$

$$B + 1 = 11101100$$

$$11011100$$

$$F_7 = 1 \quad S = 1$$

$$C_8$$

$$C = 1$$

Thus the result without overflow flag is 11101100

With overflow flag the result will be 11101100

extreme condition will occur if溢出位为1

溢出位为1时结果将为全1或全0

溢出位为0时结果将为原数

溢出位为1时结果将为全1或全0

溢出位为0时结果将为原数

## ⇒ Subroutine Call & Return

Memory Stack is Used.

$SP \leftarrow SP - 1$   
 $M[SP] \leftarrow PC$   
 $PC \leftarrow$  effective address <sub>sub.</sub>  
 $PC \leftarrow M[SP]$   
 $SP \leftarrow SP + 1$

## \* Program Interrupt

Program Interrupt refers to the transfer of control from a currently running program to another service program, as a result of an external or internal generated request.

The Interrupt procedure is quite similar to a Subroutine call except for 3 main things. 1) The Interrupt is usually initiated by an Internal or external signal rather than from the execution of the instruction (except for the Software Interrupt).

- 2) The address of the Interrupt Service program is determined by the hardware rather than from the address field of an instruction.
- 3) An Interrupt procedure usually stores all the information necessary to define the state of CPU rather than storing only the program counter.

## Types of Interrupts

- 1) Internal Interrupts are also known as traps. Register overflow, stack overflow, divide by zero etc.


- 2) External Interrupt  $\rightarrow$  power supply & (I/O)  
 3) Software Interrupt

$\Rightarrow$  Computer Arithmetic


Addition & Subtraction of Signed magnitude numbers

	ADD	A > B	A < B	A = B
(+A) + (+B)	+ (A + B)	—	—	—
(+A) + (-B)	—	+ (A - B)	- (B - A)	+ (A - B)
(-A) + (+B)	—	- (A - B)	+ (B - A)	+ (A - B)
(-A) + (-B)	- (A + B)	—	—	—
(+A) - (+B)	—	+ (A - B)	- (B - A)	+ (A - B)
(+A) - (-B)	+ (A + B)	—	—	—
(-A) - (+B)	- (A + B)	—	—	—
(-A) - (-B)	—	- (A - B)	+ (B - A)	+ (A - B)

Hardware Implementation



$\Rightarrow$  Flow Chart for Add & Subtract Microoperation



Cross Check

III Rely for All

Do till 18

only

Date: 11

Page No:

## BCD Adder

Inputs:  $B_3 B_2 B_1 B_0$

$A_3 A_2 A_1 A_0$

$10 \rightarrow 10000$

$11 \rightarrow 10001$

Cout' 4-bit Adder

$S_3' S_2' S_1' S_0'$

$9+8$

AND

$1001$

OR

$1000$

AND

$10001$

4-bit Adder

Cout

$10111$

7

$S_3' S_2' S_1' S_0'$

$0100 \quad 1000 \quad 0$

$0001 \quad 0000 \quad 0$

$0010 \quad 0010 \quad 0$

$0010 \quad 0100 \quad 0$

$0001 \quad 0010 \quad 0$

$0010 \quad 0100 \quad 0$

$0001 \quad 0010 \quad 0$

$0010 \quad 0100 \quad 0$

$0001 \quad 0010 \quad 0$

$0010 \quad 0100 \quad 0$

$0001 \quad 0010 \quad 0$

$0010 \quad 0100 \quad 0$

3 → Multiplicand → B  
 $2 \times 9 \rightarrow$  Multiplier

25

Date: 11



Page No.:

E = 0 (1 bit PIP flop)

A = 0 (Initially), padded  
 acc. to B & 0 : A = 0000

SC ← no. of bits Here 4

1)  $4 \times 9$

B Θ.

0100 1001

E A Θ SC

0 0000 1001

4

0100

0 0100 1001

3

0 0010 0100

2

0 0001 0010

1

0 0000 1001

0100

0 0100 1001

36

0 0010 0100

0

end  
 Product in A0

2)  $23 \times 19$

E A Θ SC

B Θ

0 00000 10011

5

10111 10011

10111

0 10111 10011

0 01011 11001

4

10111

1 00010 11001

0 11110 11001

0 01111 01100

0 00111 10110

3

0 00011 11011

2

SARFAA

0 00011 11011

10111

0

26 X 29

11010 X 11101

B Q

E A M θ

SC

0 00000 11101

5

11010

0 11010 11101

0 01101 01110

4

0 00110 10111

11010

1 00000 10111

0 10000 01011

3

11010

1 01010 01011

0 10101 00101

2

11010

1 01111 00101

0 10111 10010

1

(101) ~~11010~~

1 10001 1001

0 01011 10010

0

8765

4321

0

0

0

0

0

0

0

0

0

0

0

0

0

0


0

SARAA

~~Short  
X~~

(Multiplication of signed No.)

Booth's Algorithm



Example - +9, +2      101001      00010      00010      OR

AC	OR	$B_{n+1}$	SC
00000	00010	0	5
↓	↓	→	
00000	00001	0	

$BR \Rightarrow 01001$

10110

1

10111       $\in AC + BR$

10111	00001	1
↓	↓	→
11011	10000	1

SARAF

AC

OR

 $\theta_{n+1}$ 

SC

01001

(2-)

(-), (B)

11011

A

B

100100

	AC	OR	$\theta_{n+1}$	SC
(00)	00100	10000	0	3
	↓			
	00010	01000	0	2
	↓			
	00001	00100	0	1
	↓			
	00000	10010	0	0101 6 A
	↓			
		10010	18	

$$(ii) -2, +5 \quad 0 \quad 101 \quad 000 \quad (\text{at})$$

BR OR

$$-2 \Rightarrow 2^3 \text{ complement of } +2 \Rightarrow 0010 \Rightarrow 1101 + 1 \Rightarrow 1110$$

$$BR = 1110, OR = 0101 \quad \overline{BR} + 1 = 00100000 \quad (\text{at})$$

AC

OR

 $\theta_{n+1}$ 

0000 → SC

(10)	0000	0101	0	0111 24
				0111

(01)	0010	0101	0	0101 4
	↓			
	0001	0010	0	1

AC 0001

BR 1110

1111

0101 5A

0101 5+2A

1000

(10)	1111	0010	0 1	0101 3
	↓			
	1111	1001	1 0	1010 2

AC 1111

BR + 1 0010

0001

0101 7B

(01)	0001	1001	0	2
	↓			
	0000	1100	1	1

(01)	1110	1100	1	1	AC 0000
	↓				
	SARQA	0110	0	0	BR 1110

1110

$$\begin{array}{l} \text{A} \\ \hline = (\text{PPI}) (-2), (-5) \\ \text{BR} \quad \text{DR} \end{array}$$

$$\begin{array}{l} \text{BR} \Rightarrow 0010 \Rightarrow 1101 \\ \text{DR} \Rightarrow 0101 \Rightarrow 1010 \\ \text{BR} + 1 = 0010 \\ \text{BR} \Rightarrow 1110 \quad \text{DR} \Rightarrow 1011 \end{array}$$

$$\begin{array}{cccc} & \text{AC} & \text{OR} & \text{D}_{n+1} \quad \text{SC} \\ (10) & 0000 & 1011 & 0 \quad 4 \\ & & & 23 \quad 23 \end{array}$$

$$\begin{array}{cccc} & \text{AC} 0010 & \text{OR} 1011 & \text{D}_{n+1} 0 \quad \text{SC} 4 \\ (11) & 0001 & 0101 & 1 \quad 3 \\ (01) & 0000 & 1010 & 120 \quad 2 \end{array}$$

$$\begin{array}{cccc} & \text{AC} 0000 & \text{OR} 1110 & \text{D}_{n+1} 0 \quad \text{SC} 2 \\ & \text{BR} 1110 & & 0000 \quad 0000 \\ & & & 1110 \end{array}$$

$$\begin{array}{ccccccccc} 1110 & P & 1010 & S & 1 & D_{n+1} 2 & \text{SC} 0 \\ (10) & 1111 & 0101 & L & 0 & 1010 1 & 0000 \\ & & & & & & 1110 \end{array}$$

$$\begin{array}{cccccc} & \text{AC} 1111 & & & & \\ & \text{BR} + 1 0010 & & & & \\ & \underline{0001} & & & & \end{array}$$

$$\begin{array}{cccccc} (10) & \text{0001} & \text{0101} & \text{D}_0 & \text{0} & \text{D}_{n+1} 1 \\ & \downarrow & & & & \text{0000} \\ & \text{0000} & \text{1010} & \text{D}_1 & 1 & \text{D}_{n+1} 0 \end{array}$$

$\downarrow +10$

Hence verified A1

SARAF