

① "CA + computer organization + computer design." ~~see later~~
Architecture:- **MODULE-I** BY DEEPAK GAIKAR

"Computer Architecture is concerned with the structure and behaviour of various functional modules of the computer and how they interact to provide the processing needs of the user."

Book: Computer System Architecture, Morris Mano

Computer Organization:- "Computer Organization is concerned with the way the hardware components are connected together to form a computer system."

Computer Design:- "Computer design is concerned with the development of the hardware for the computer taking into consideration a given set of specifications."

Course Contents:-

- 1) Register Transfer Languages.
- 2) Basic Computer Organization & Design.
- 3) Central Processing Unit
- 4) Memory & I/O System communication & I/O Organization.
- 5) Pipelining, Vector Processing & Multiprocessor.

* The computer architecture is concerned with the digital system.

* Digital System:- "Digital System is an interconnection of digital hardware modules that accomplish a specific information task. Digital System can best defined by"

the registers they contain & the operations that are performed on the data stored in them.

- * Microoperation:- "The operations that are performed on the data stored in registers are called microoperations or"
- "A microoperation is elementary operation performed on the information stored in one or more registers."

Examples of microoperations are:-

① Shift, count, clear and load.

A counter with parallel load is capable of performing the microoperations increment & load.

A bidirectional shift register is capable of performing the shift right and shift left microoperations.

* Register Transfer Language:-

"Symbolic notation describe the microoperations transfers among register is called the register transfer language."

The term register transfer

implies the availability of hardware logic circuits and


that can perform a stated microoperation and transfer the result of microoperation to some other registers.



Information transfer from one register to another in symbolic form by means of a replacement operator.

$R_2 \leftarrow R_1$ denotes transfer of contents of register R_1 into register R_2 .

* Representation of Register in block diagram:-




* Basic Symbols for Register Transfer :-

<u>Symbols:</u>	<u>Description</u>	<u>Examples.</u>
Letters	Denotes a Register.	MAR, R ₂
Parenthesis ()	Denotes a part of register.	R ₂ (0-7), R ₂ (L)
Arrow (\leftarrow)	Denotes transfer of Info	R ₂ \leftarrow R ₁
Comma,	Separates two microoperations	R ₂ \leftarrow R ₁ , R ₁ \leftarrow R ₂

Bus & Memory Transfers:-

* Common Bus System: "A bus structure consists of a set of common lines, one for each bit of register, through which binary information is transferred at a time". Control register determines which register is selected by bus during each particular register transfer.

One way of constructing a common bus system is with multiplexers. The multiplexers selects the source register whose binary information is then placed on the bus. Construction of a bus system for four registers is shown as:-



Function Table for Bus:-

S ₁	S ₀	Register Selected
0	0	A
0	1	B
1	0	C
1	1	D

Memory Transfer :-

"A memory unit is a collection of storage

cells together with associated circuits needed to transfer information in and out of storage". Memory stores binary binary information in groups of bits called "words".

Types of memories used in computers:-

① Random Access Memory (RAM):-


In random access memory

the memory cells can be accessed for information transfer from any desired memory location. i.e. the process of locating a word in memory is the same and requires an equal amount of time no matter where the cells are located physically in memory, thus the name "Random Access".

* Operations on RAM:-

(A) Write And (B) Read.

Write signal specify a transfer-in operation and write specifies the transfer out signal.




- * Steps that must be taken for the purpose of transferring,
a new word to be stored into memory are as follows:-
- 1) Apply Binary address of desired word into address line,
 - 2) Apply data bits that must be stored in memory into
 the data input lines.
 - 3) Activate the write input.

- * Steps that must be taken for purpose of transferring a
stored word out of memory are as follows:-
- ① Apply binary address of desired word into the address
 line.
 - ② Activate the read input.

③ READ ONLY MEMORY

ROM is a memory unit that
 performs the read operation only, it does not have write
 capability. This means binary information stored in ROM
 is made permanent during hardware production of unit &
 can not be altered by writing different words into it.



Arithmetic Microoperations

"A microoperation is an elementary operation performed with data stored in registers." Following are four categories of microoperations:

- ① Register Transfer microoperations transfer binary info. from one register to another.
- ② Arithmetic microoperation perform arithmetic operations on numeric data stored in registers.
- ③ Logic microoperation perform bit manipulation operations on non-numeric data stored in registers.
- ④ Shift microoperations perform shift operations on data stored in registers.

* Difference B/W Register Transfer microoperation & other three microoperations:-

"Register Transfer microoperation does not change the information content when the binary info. moves from source register to destination register. But other three types of microoperation changes the information content during the transfer."

Basic Arithmetic Operations

Basic arithmetic microoperations.

are, as follows:-

- ① addition ② subtraction ③ Increment ④ Decrement
and ⑤ Shift.

① Addition :-

$$R_3 \leftarrow R_1 + R_2$$

States the addition

microoperations. It specify that contents of register R_1 and R_2 are added and then result is stored in register R_3 .

Table of Arithmetic microoperations:-


Symbolic Representation	Description
$R_3 \leftarrow R_1 + R_2$	content of R_1 plus R_2 transfer to R_3 .
$R_3 \leftarrow R_1 - R_2$	" " R_1 minus R_2 " " R_3 .
$R_2 \leftarrow \bar{R}_2$	complement content of R_2 (1's complement)
$R_2 \leftarrow \bar{R}_2 + 1$	2's complement the contents of R_2 (negative)
$\checkmark R_3 \leftarrow R_1 + (\bar{R}_2 + 1)$	R_1 plus the 2's complement of R_2 (subtraction)
$R_1 \leftarrow R_1 + 1$	Increment content of R_1 by 1.
$R_1 \leftarrow R_1 - 1$	Decrement " ", R_1 by 1.

Binary Adder

To implement the add microoperations with hardware, we needed the registers that hold the data and digital components that perform the arithmetic addition. The digital circuit component that performs the arithmetic addition of two bits is called a full adder. The digital circuit that performs the arithmetic sum of two bits and a previous carry is called a full adder.

Binary adder is constructed with full adder.

Circuits connected in cascade, with the output carry from one full adder connected to the input carry of the next full adder.



[4-bit Binary Adder]

$$A_3 A_2 A_1 A_0 = 1010$$

$$B_3 B_2 B_1 B_0 = 0101$$

Logic microoperations

Logic microoperations specify binary operations for strings of bits stored in registers. These operations consider each bit of register separately and treat them as binary variables.

$$P: R_1 \leftarrow R_1 \oplus R_2 = R_1 \bar{R}_2 + \bar{R}_1 R_2$$

✓ Symbols used for logic microoperations:-

OR operations	Symbols.
OR	\vee
AND	\wedge
XOR	

Complement, is also logical microoperation.

✓ List of logic microoperations :-

There are 16 different logic operations.

that can be performed with two binary variables. These operations can be determined from all possible truth tables obtained with two binary variables as shown:-

X	Y	F ₀	F ₁	F ₂	F ₃	F ₄	F ₅	F ₆	F ₇	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	0	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

[Truth table for 16 Functions of Two Variables]

- 16 - Boolean functions of two variables 'x' and 'y' are expressed in algebraic form as well as logic microoperations derived from these functions by replacing variable 'x' & 'y' are as follows:-

(6)

Boolean Function

micro operation

Name.

$F_0 = 0$

$F \leftarrow 0$

Clear

$F_1 = \bar{x}y$

$F \leftarrow A \wedge B$

AND.

$F_2 = xy'$

$\checkmark F \leftarrow A \wedge \bar{B}$

$F_3 = \bar{x}y$

$F \leftarrow A$

Transfer A

$F_4 = \bar{x}y$

$F \leftarrow \bar{A} \wedge B$

$F_5 = y$

$F \leftarrow B$

Transfer B

$F_6 = \bar{x} \oplus y$

$F \leftarrow A \oplus B$

Exclusive-OR

$F_7 = \bar{x}y$

$F \leftarrow A \vee B$

OR

$F_8 = (\bar{x}y)'$

$F \leftarrow \bar{A} \vee \bar{B}$

NOR

$F_9 = (\bar{x} \oplus y)'$

$F \leftarrow \bar{A} \oplus \bar{B}$

Exclusive NOR

$F_{10} = y'$

$F \leftarrow \bar{B}$

Complement B

$F_{11} = \bar{x} \oplus \bar{y}$

$\checkmark F \leftarrow A \vee \bar{B}$

$F_{12} = \bar{x}'$

$\checkmark F \leftarrow \bar{A}$

$F_{13} = \bar{x}' + y$

$\checkmark F \leftarrow \bar{A} \vee B$

$F_{14} = (\bar{x}y)'$

$F \leftarrow \bar{A} \wedge \bar{B}$

NAND

$F_{15} = 1$

$F \leftarrow \text{all } 1's$

Set to all 1's


Hardware Implementation

Hardware Implementation of logic

micro operations require that logic gates be inserted for each bit or pair of bits in the registers to perform the required logic functions.

Following figure shows one stage of

The circuit that generates the four basic logic microoperations.
It contains four gates and a multiplexer.



[Logic Diagram].

Table for selecting output :-

S_1 , S_0	Output (F)	Operation.
0 0	$A \cdot B$	AND.
0 1	$A + B$	OR
1 0	NOR $A \oplus B$	XOR
1 1	$F = \bar{A}$	Complement

(Functional Table of above Circuit)

Shift microoperations:-

(7)

Shift microoperations are used for serial transfer

of data. They are also used in conjunction with arithmetic, logic and other data processing operations. The content of a register can be shifted to the left or right. At the same time during a shift right operation, the serial input transfers a bit into the right most position. and during shift left operation the serial input transfers a bit into the left most position.

* There are three types of shifts:-

(1) logical shift:-

A logical shift is one that transfers

through the serial input.

$R_1 \leftarrow SHL R_1$ → specifies 1 bit shift left of
 $R_2 \leftarrow SHR R_2$ the content of register R_1 .

(2) circular shift:-

Circular shift circulates the bits of the register around the two ends without loss of information.

This is accomplished by connecting the serial off of shift register to its serial input.

$R \leftarrow CIL R$ circulate shift left register R


$R \leftarrow CIR R$ " " Right " " R .

e.g. 1110

(3) Arithmetic shift:-

An arithmetic shift is a micro operation

that shifts a signed binary number to the left or right. An arithmetic shift left multiplies a signed binary number by 2. An arithmetic shift left divides the number by 2. Arithmetic shifts must leave the sign bit unchanged because the sign of number remains the same when it is multiplied or divided by 2.



(Arithmetic Shift Right)

Arithmetic shift left inserts 0 into R_0 and shifts all other bits to left. Initial bit of R_{n-1} is lost and replaced by bit from R_{n-2} .


Hardware Implementation

Implementation of Shift

microoperations is done by combinational circuit shifters.


A combinational circuit shifter can be constructed with multiplexers. The 4-bit shifter has four data inputs, A_0 through A_3 and four data outputs.

H₀ through H₃. There are two serial inputs, one for Shift left (IL) and another for Shift right (IR). (18)



Select S	Output			
	H ₀	H ₁	H ₂	H ₃
0	IR	A ₀	A ₁	A ₂
1	A ₁	A ₂	A ₃	IL

Arithmetical Logic Shift Unit :-



(one stage of Arithmetic Logic Shift Unit)
 (Arithmetic Logic Shift Unit)


Arithmetical, logic and shift circuits introduced earlier,
 can be combined into one ALU with common selection

variable(s).

- Draw the n-bit binary "Decrementor" circuit diagram.
- Draw block diagram for $xyz : R_1 \leftarrow R_2, R_2 \leftarrow R_1$

8(i)

4-Bit Arithmetic circuit



[4-bit Arithmetic circuit]

Arithmetic circuit function table

Select	Input	Output	micro-operation
$S_1 \ S_0 \ \text{cin}$	Y	$D = A + Y + \text{cin}$	
0 0 0	B	$D = A + B$	Addition
0 0 1	\bar{B}	$D = \bar{A} + B + 1$	Add with carry
0 1 0	\bar{B}	$D = A + \bar{B}$	Subtract with borrow
0 1 1	\bar{B}	$D = A + \bar{B} + 1$	Subtract
1 0 0	0	$D = A$	Transfer A
1 0 1	0	$D = A + 1$	Increment A
1 1 0	0	$D = A - 1$	Decrement A
1 1 1	1	$D = A$	Transfer A.

$F = A + 2^3 \text{ complement of } 1$


Function table for Arithmetic Logic Shift unit

Operation Select

	S_3	S_2	S_1, S_0	Cin	Operation	function
1)	0	0	0	0	$F = A + B$	Addition
2)	0	0	0	0	$F = A + B + 1$	Adder with carry
3)	0	0	0	1	$F = A + \bar{B}$	Subtract with borrow
4)	0	0	0	1	$F = A + \bar{B} + 1$	Subtract
5)	0	0	1	0	$F = A$	Transfer 'A'
6)	0	0	1	0	$F = A + 1$	Increment 'A'
7)	0	0	1	1	$F = A - 1$	Decrement 'A'
8)	0	0	1	1	$F = A$	Transfer 'A'
—						
9)	0	1	0	0	$F = A \cap B$	AND
10)	0	1	0	1	$F = A \cup B$	OR
11)	0	1	1	0	$F = A \oplus B$	XOR
12)	0	1	1	1	$F = \bar{A}$	Complement 'A'
—						
13)	1	0	x	x	$F = \text{Shr } A$	Shift right 'A'
14)	1	1	x	x	$F = \text{Shl } A$	shift left 'A'

Q15 complement of binary no. by 4-bit adder-subtractor. (9)

Subtraction of 2 binary no. by 4-bit subtractor



4-bit adder-Subtractor.

✓ $m=0$, circuit is adder,

✓ when $m=1$, circuit is Subtractor.

$$A = 0101 \Rightarrow A_0=1, A_1=0, A_2=1, A_3=0$$

$$B = 1010 \Rightarrow B_0=0, B_1=1, B_2=0, B_3=1.$$

~~$$\bar{B} = B = 1010, \bar{B} = 0101 \quad A = 0101$$~~

~~$$\begin{array}{r} 0101 \\ - 0101 \\ \hline \end{array}$$~~

$$A_0=1 \quad S_0=1 \quad C_0=1 \\ B_0=0$$

~~$$A_1=0 \quad A_1=0 \quad C_0=1, \quad S_0=1 \\ B_1=0 \quad B_1=0$$~~

~~$$A_2=1 \quad C_1=1, \quad C_1=1, \quad S_1=1 \\ B_2=1 \quad B_2=1$$~~

~~$$A_3=0 \quad C_2=1=1 \quad S_2=1 \\ B_3=0 \quad B_3=0$$~~

$B \oplus m$

$$\text{in. } \overline{H} \text{, } \overline{B} \text{ in} \\ 0 + \overline{B} = \overline{B}$$

Statement 1-n: is the body of the function. It can be single instructions or a block of instructions.

CALLING A FUNCTION

To call a function, one enters the name of the function followed by a matching pair of parenthesis inside which is the list of parameter values to be passed to the function. The list is in the same order as in the declaration.

The parameters included in functions declaration are called formal parameters while the parameters listed in a function call are called the actual parameters.

The function calling mechanism matches the formal and actual parameters simply by order and pay no attention to the identifiers names.

for example:

float volume (float, float, float);

the function call statement can be used:

volume (l, b, h);

where l, b, h are float variables.

int n=5, y=3, z;

z = additional (x, y);

In this case we call the function adding passing value of n & y; that means 5 and 3 resp, not the variables themselves.

The function addition is declared thus.

int addition (int a, int b);

$$\begin{array}{l} A = 1010 \\ B = \underline{0101} \end{array}$$

(10)

$m=0$, circuit in adder.

$$B \oplus m = B\bar{m} + \bar{B}m = B, C_0 = 0.$$

$$\begin{array}{rcl} A = & \begin{array}{c} 0 \\ 1 \\ 0 \\ 1 \end{array} & 1010 \\ B = & \begin{array}{c} 0 \\ 0 \\ 1 \\ 0 \end{array} & 0101 \end{array} \quad S_0 = 1, S_1 = 1, S_2 = 1, S_3 = 1.$$

$$\begin{array}{r} 1010 \\ 0101 \\ \hline 1010 \end{array}$$

$1+2=10$

$0101 = 5.$

(11) $m=1$, circuit in subtractor.

$$B \oplus m = B\bar{m} + \bar{B}m = \bar{B}, C_0 = 1,$$

$$\begin{array}{rcl} A = 1010 & S_0 = \cancel{B_0} + \cancel{C_0} = 0+1 = 1, & C_1 = 0. \\ B = 0101 & S_1 = \cancel{B_1} + C_1 = 1+0 = 1, & \end{array}$$

$$\begin{array}{r} 1010 \\ - 0101 \\ \hline 1011 \end{array} \quad \begin{array}{r} 1010 \\ - 0101 \\ \hline 1011 \end{array} \quad \begin{array}{r} 1010 \\ - 0101 \\ \hline 0101 \end{array} = 0101 = \underline{5} \text{ Ans}$$

AOPER -

$$A = 1010$$

$$B = 0101$$

$$B_3, B_2, B_1, B_0$$

$$0\bar{1} + \bar{0}1 = 1.$$

$$0\bar{0} + 0\bar{0} = 1$$

$$0\oplus D =$$

$$0\bar{0} + \bar{0}D = 0.$$

$$A_0 + B_0 = 0+1 = 1.$$

$$A_1 + B_1 = 1+0 = 1.$$

$$A_2 + B_2 = 0+1 = 1.$$

$$\begin{array}{r} 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \end{array}$$

$$\begin{array}{r} 00 \\ - 11 \\ \hline 10 \end{array} = 01 + 10 = 0$$

Instruction Codes →


An instruction code is a group of bits that instruct the computer to perform a specific operation. The most basic part of an instruction code is its operation part. The operation code of an instruction is a group of bits that define such operations like add, subtract, multiply & complement. The number of bits required for an operation code is an instruction depends on the total number of operations available in computer.

The operation part of an instruction code specifies the operation to be performed. This operation must be performed on some data stored in processor registers or in memory. An instruction code therefore must specify not only the operation, but also the registers or the memory where the operands are to be found.

Stored Program Organization:



The simplest way to organize a computer is to have one processor register and an instruction code format with two parts. The first part specifies the operation to be performed and the second specifies the address of operand. The memory address tells the control where to find the operand in memory. This operand is read from memory and used as the data to be operated on together with the data stored in the processor register. Following figure shows this type of organization.

- Processor Register,
- Instruction code format → operation & operand
- memory address tells the computer which operand in memory []



[Instruction format]

memory 4096x16



[Stored Program Organization]


* Indirect Address: Immediate and Direct address,

Sometimes we use the address bits of an instruction ~~as~~ not as an address but as the actual operand when second part of an instruction code specifies an operand. Instruction is said to be Immediate operand.

When the second part specifies the address of operand, the instruction is said to be direct address.

In ~~int~~ indirect address the bits in the second part of the instruction designate an address of memory word in which address of operand is found.


Following figure shows demonstration of direct and indirect address.



(i) Instruction format


Above figure shows the 3-bits operation code, a 12-bit address and indirect mode bit specified by I. The mode bit is 0 for direct address and 1 for indirect address.

A direct address instruction is shown as:



This direct address instruction is placed in address 02 in memory. The 'I' bit is '0', so it is recognized as a direct address instruction. The opcode specifies an Add instruction and the address part is equivalent to 457. Control finds the operand in memory at address 457 and adds it to the content of Accumulator.

An indirect address instruction is shown as:



Above figure has mode bit '1', so it is recognized as an indirect address instruction. The 'I' bit is '0', so instruction is recognized as a direct address instruction. The opcode specifies an Add instruction and address part is equivalent to 457. Address part is binary equivalent to 300. Control goes to address '300' to find the address of operand. Address of operand in this case is '1350'. Operand found in Address '1350' and is then based to accumulator.

So indirect address instructions needs two references to memory to fetch an operand.

- (1) The first reference is needed to read the address of the operand and.
- (2) Second reference is for operand itself.

So, '457' and '1350' are the effective address of direct & indirect address instructions respectively.


Computer Registers:

Computer instructions are normally stored in consecutive memory locations and are executed sequentially one at a time. Control reads an instruction from a specific address in memory and executes it. It then continues by reading the next instruction in sequence and executes it and so on. So, computer needs processors registers for manipulating data and one register for holding a memory address. Following is list of registers for Basic computers:-

Reg symbol	No of Bits	Ref. Name	function
DR	16	Data Reg.	Hold memory operand
AR	12	Address Reg.	Hold address for memory
AC	16	Accumulator	
IR	16	Instruction Reg	Processor Reg.
PC	12	Program Counter	Hold instruction code Hold address of Instruction.

TR 16	Temporary Reg.	Hold Temporary Data
INPR 8	Input Reg.	Hold Input Character
OUTR 8	Output Reg.	Hold output character.

(3)




Computer Instructions →

Basic Computer has three instruction code


formats :- Each format has 16-bits. The operation code part of the instruction contains three bits and the remaining 13-bits depends on the operation code encounter.

Three type of instructions are:-

(a) memory - Reference Instruction




(b) Register- Reference Instruction:-



A register Reference instructions are recognized by operation code 111 with the '0' in the left most bit. of the instruction.

c) Input - Output Instruction:-



opcode = 111, D=1

Input - Output Instruction

An input-output instruction is recognized by the operation code 111 with a 1 in the leftmost bit of the instruction. Remaining 12 bits are used to specify the type of input-output operation to be performed.

* Basic Computer Instructions

Description

AND AND memory word to AC

ADD ADD memory word to AC

LDA Load memory word to AC

STA Store content of AC in memory.

IS2 Increment & skip if zero.

CLA Clear AC

CMA Complement AC

CIR Circulate Right AC

CIL Circulate Left AC

INC Increment AC

SPL Skip next instruction if AC positive

SNA Skip next instruction if AC Negative

SZP Skip next instruction if AC is zero

HLT Halt computer

Scanned by
CamScanner

SymbolDescription

(5)

0

INP

Input character to AC

OUT

Output character from AC.

SKF

Skip on input flag

SKO

Skip on output flag.

ION

Interrupt on.

IOF

Interrupt off.

Timing & control →Instruction Cycle:-

A program stored in the memory unit of the computer consists of a sequence of instructions. The program is executed in the computer by going through a cycle for each instruction. Following phases are in instruction cycle:-

- 1) Fetch an instruction from memory.
- 2) Decode the instruction.
- 3) Read the effective address from memory. If the instruction has an indirect address.
- 4) Execute the instruction.

After executing all these 4 steps,

Control goes back to step 1 to fetch, decode and execute the next instruction. This process continues indefinitely until a HALT instruction is encountered.

Unless

* Fetch & Decode:

Initially program counter is loaded with the address of the first instruction in the program. Sequence counter Sc is cleared to 0, providing a decoded timing signal T_0 . After each clock pulse, Sc is incremented by one. So clock timing signal goes through a sequence T_0, T_1, T_2 and so on. The microoperations for the fetch and decode phases can be specified by following register transfer statements:-

$T_0 : AR \leftarrow PC$

$T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1$

$T_2 : D_0, \dots, D_7 \leftarrow \text{Decode } \cancel{IR(12-14)}, IR(15)$,

$AR \leftarrow IR \cancel{(12-14)} \downarrow \cancel{(15)} \quad T \notin IR(15).$

Since AR is connected to the address inputs of memory it is necessary to transfer the address from PC to AR. Instruction read from memory is then placed in the instruction register (IR) with clock transmission associated with signal T_1 . At the same time PC is incremented by one to prepare for the address of next instruction in the program.

AT time T_2 , the operation code in R is decoded, indirect bit is transferred to ~~all flip-flops~~

(6)

flip flop I, and address part of instruction is transferred to AR. Sequence counter or (SC) is incremented after each clock pulse to produce sequence T_0 , T_1 and T_2 .


So first two register transfer statements are implemented in bus system as shown in diagram. To provide the data path for the transfer of PC to AR we must apply timing signal T_0 to achieve the following connection:-

- ① Place the content of PC onto the bus by making the bus selection inputs S_2, S_1, S_0 equal to 010. (2)
- ② Transfer the content of the bus to AR by enabling the LD input of AR.

Secondly for implementing second statement, it is necessary to use timing signal T_1 to provide following connections in bus system:-

- ① Enable read input of memory.
- ② Place the content of memory onto the bus by making $S_2, S_1, S_0 = 110, 111$ (7)
- ③ Transfer the content of the bus to IR by enabling the LD input of IR.
- ④ Increment PC by enabling the INR input of PC.


Determining the type of instruction



[Flow chart for Instruction Cycle).

In this figure the timing signal that is active after the decoding in T_3 . During time T_3 , control unit determines the type of instruction that was just read from memory.

5(1)



3-to-8 Decoder.

If D₇ = 1, opcode = 111.

D₇ = 0, opcode = 000 through 110.

A decoder is a circuit that changes a code into a set of signals. It is called decoder because it does the reverse of encoding.

Truth Table for 3-to-8 Decoder

INPUTS			OUTPUTS							
A_2	A_1	A_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

When $D_7 = 1$, OPCODE Bits = 111

$D_7 = 0$ OPCODE Bits = 000 - 110

000 - 010 - 011 - 100 - 101 - 110 - 111

Other 3-bit programs that handle a nibble A

and nibble B will be discussed later

Program to convert a nibble B




Fig 1.

[Register Transfer for fetch Phase]

- In above flow chart when decoder off D_7 is equal to 1, the instruction must be a register - reference or I/O output type. If $D_7=0$, that specify a memory - reference instruction. Control then checks the value of first bit of the instruction which is now available in flip-flop I. If $D_7=0$ and $I=1$, we have memory - reference instruction with an indirect address. It is then necessary to read the effective address from memory. And operation performed is as :-

$$AR \leftarrow m[AR].$$

When $D_7=1$, register or I/O reference instruction is selected.




Input-Output and Interrupt

I/O configuration :-

In I/O configuration, terminal sends and receives serial information. Each quantity of information has eight bits of alphanumeric code. Serial information from the keyboard is shifted into the Input Register TNPR. Similarly serial information for the printer is stored in OUTR. These two interface communicate with a communication interface serially and with the AC in parallel.

I/O configuration in 8085 CPU:-




The Transmitter interface receive signal from Serial information from the Keyboard and transmits it to INPR. The receiver interface receive information from OUTR cmd. And it do printer serially.

The input register - INPR consists of 8-bits and hold an alphanumeric input information. The 1-bit input flag FCI in a control flip flop. The flag bit is set to 1 when new information is available in the input device and is cleared to '0'. When information is accepted by computer. Flag is needed to synchronize timing rate difference b/w the input device and the Computer.

The process of int:

Program Interrupt:-



[Flow chart for interrupt cycle].

An interrupt flip-flop 'R' is included in the computer. When $R=0$, computer goes through an instruction cycle. During execution phase of instruction cycle IEN is checked by control. If it is ' 0 ' it means programmer does not want to use the interrupt. So control continues to next instruction.

If $IEN=1$, control checks both flag bits. If

(9)


both flag bits are '0' it means neither the input nor the output register are ready for transfer of information. If either the flag is set to 1, then flip flop R is set to 1. At the end of execute phase control checks the value of 'R', and if it is equal to 1, it goes to interrupt cycle instead of instruction cycle.

Interrupt cycle is a hardware implementation of a branch and save return address operation. The return address available in PC is stored in some specific location where it can be found later when the program returns to instruction at which it was interrupted. This location may be a memory stack, or a specific memory location. Control then inserts the address 1 into PC and clears IEN and 'R' so that no more interruptions can occur until the interrupt request from the flag has been serviced.

Design of Accumulator logic circuit,

The circuit associated with the AC register are shown as below:-

P.T.O.




[circuit associated with AC]

The adder and logic circuit has three set of inputs. One set of 16 inputs comes from the output of AC. Another set of 16 input comes from the Data Reg. and a third set of 8-input comes from the input register INPR.

The outputs of the adder and logic circuit provide the data inputs for the register. Also it is necessary to include logic gates to control the LD, INR and CLR in register and for controlling the operation of adder and logic circuit & the AC register.

Gate structure for controlling the LD, INR and CLR of accumulator



And following above circuit is designed from the following register transfer languages:-

D ₀ T ₅	1:	$AC \leftarrow AC \wedge DR$	AC AND with DR
D ₁ T ₅	2:	$AC \leftarrow AC + DR$	AC ADD with DR.
D ₂ T ₅	3:	$AC \leftarrow DR$	Transfer from DR.
PBII	4:	$AC(0-7) \leftarrow INPR$	Transfer from INPR.
RB9	5:	$AC \leftarrow \bar{AC}$	complement
RB7	6:	$AC \leftarrow \text{Shr } AC$,	Shift right
RB6	7:	$AC \leftarrow \text{Shl } AC$.	Shift left.
RBII	8:	$AC \leftarrow 0$	Clear
RB5	9:	$AC \leftarrow AC + 1$	Increment

Control memory


The function of control unit in a digital computer is to initiate sequences of micro operations. Complexity of digital system is derived from the number of sequences of microoperations that are performed.

When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired.

The control unit initiates a series of sequential steps of microoperations. During any given

time, certain microoperations are to be initiated, while other remains the idle. The control variable at any given time can be represented by a string of 1's and 0's called control word.

Microprogrammed control unit A control unit whose binary control variables are stored in memory is called a microprogrammed control unit, and block diagram of microprogrammed control unit is as follows:-



- * Control memory is assumed to be a ROM, within which all control information is permanently stored.
- * Control memory address register specify the address of micro-instruction, and control data register holds microinstructions read from memory. The microinstruction contains a control word that specifies one or more microoperations for data processor. Once these operations are determined executed, control must determine next address. The location of the next microoperation may be one next in sequence.

our it may be located somewhere else in control memory.
is to

The function of control data register holds the present microoperation while the next address is computed and read from memory. The data register is sometimes called a pipeline register, because it allows the execution of microoperations specify by control word simultaneously with the generation of next microinstruction.

Advantage of microprogrammed control unit:

The main advantage of the microprogrammed control is the fact that once the hardware configuration is established, there should be no need for further hardware or wiring changes. If we want to establish a different control sequence for the system, all we need to do is specify a different set of microoperations for control memory. The hardware configuration should not be changed for different operations; the only thing that must be changed is microprogram residing in control memory.

Address Sequencing

Address Sequencing is the process of specifying the address sequence for the microoperations. To appreciate the address sequencing in a microprogram control unit, let us assume the following steps that the control must undergo during execution of single computer instruction :-

- ① An initial address is loaded into the control address register (CAR) ~~when power~~ is turned on in the computer. This address is usually the address of the first microoperation that activates the instruction fetch routine. At the end of fetch routine, the instruction is in the instruction register of computer.
- ② The control memory next must go through the routine that determines the effective address of operands. A machine instruction may have bits that specify various addressing modes, such as indirect address and index registers. The effective address computation routine in control memory can be reached through a branch microinstruction, which is conditioned on status of mode bits of instruction. When effective address computation routine is completed, the

address register.

- ③ The next step is to generate the microoperations that execute the instruction fetched from memory. Each instruction has its own microprogram routine stored in a given location of control memory. The transformation from the instruction code bits to an address in control memory. where routine is located is referred to as a mapping process.

instruction code bit → address in control memory

"A mapping procedure is a rule that transforms the instruction code into a control memory address." Once the required routine is reached, the microinstructions that execute the instructions may be sequenced by incrementing the control address register, (CAR).

- ④ When the execution of the instruction is completed, Control must return to fetch routine. This is executed accomplished by executing an unconditional branch microinstructions to the first address of fetch routine.

So in brief the address sequencing capabilities required in control memory are:-

- Increment the control address register.
- Unconditional branch or Conditional branch, depending

(1B)

(13)

one status bit conditions:


- (c) A mapping process from the bits of instructions to an address for control memory (CAR).
- (d) A facility for Subroutine call and return.

Figure (a) shows the block diagram of a Control memory and the associated hardware needed for selecting the next microinstruction addresses.

Diagram has

four different paths from which the control address register (CAR) receives the address. The incrementer increments the content of control address register by one, to select the next microinstruction in sequence. Branching is achieved by specifying the branch address in one of the fields of microinstruction. Conditional branching is obtained by using part of microinstruction to select a specific status bit in order to determine its condition.


⑨ Branch logic provides decision-making capabilities in the control unit. The status conditions are special bits in the system that provide parameter information such as the carry out of an adder, the sign bit of numbers, etc.



[Figure-a [Selection of address for control memory].]

The branch logic hardware may be implemented in a variety of ways. The simplest way is to test the specified condition and branch to the indicated address if condition is met; otherwise address is incremented.

This can be implemented with a multiplexer. Suppose that there are 8-status bits in system. Three bits in microinstruction are used to specify any one of 8-status bit configurations. 3-bits provides the selection variable for the multiplexer. If the selected status bit is in the state 1, O/P of multiplexer is 1, otherwise it is 0. A 1 output in the multiplexer generates a control signal to transfer the branch address from the microinstruction into the control address register. A '0' output in the multiplexer causes the address register to be unremitted.




Design of control unit:



The bits of microinstructions are usually divided into fields, with each field defining a separate function. Each field requires a decoder to produce the corresponding control signals. Various fields encountered in instruction format provide control bits to initiate microoperation in the system.

Figure shows 2-decoders and some of the connections that must be made from their outputs. Each of the three fields of microinstruction presently available in output of control memory are decoded with a 3×8 decoder to provide 8 outputs. Each of these outputs must be connected to proper circuit to initiate corresponding

microoperations.



(Recoding of microoperation fields).

So in above diagram when $F_1 = 5$ (101), next clock pulse transition transfers contents of DR to AR.

Similarly when $F_1 = 6$ (110), there is transfer from PC to AR. ~~but~~ outputs 5 and 6 of decoder F_1 are connected to load input of AR so that when either one of these outputs is active, information from

2. Design an arithmetic circuit with one selection variable S and two n-bit data inputs A and B . The circuit generates the following four arithmetic operations in conjunction with the input carry C_{in} . Draw the logic diagram for the first two stages.

S	$C_{in}=0$	$C_{in}=1$
0	$D = A+B$ (ADD)	$D = A+1$ (increment)
1	$D = A-1$ (Decrement)	$D = A+\bar{B}+1$ (Subtract)

Sol:-

S	C_{in}	X	Y
0	0	A	B
0	1	A	0
1	0	A	1

$$(A+B)$$


$$(A+1)$$

$$A-1$$

$$A+\bar{B}$$

P.T.O.

older procedure may work if carried in parallel
which is add A and B using which did not work




[Circuit Diagram]

[Adding any number to carry is increment]

while Adding all '1's to any number is decrement.

Central Processing Unit.

The part of the computer that performs the bulk of data processing operations is called the central processing unit and referred to as CPU. The CPU is made of 3 major parts shown as below:-



[Major Component of CPU].

- ① Register Set stores the intermediate data used during the execution of instructions.
- ② The arithmetic logic unit (ALU) perform the required operation for executing the instructions.
- ③ The control unit supervise the transfer of information among the registers and instruct the ALU as to which operation to perform.


~~CPU performs a variety of functions dictated by the type of instructions that user can machine incorporate in computer.~~

General Registers Organization

In the programming environment, the memory locations are needed for storing pointers, counters, return addresses, temporary results and partial products during various microoperations. But memory access is most time consuming process in computer, so it is more convenient and more efficient to store these intermediate values in processor registers. When a large number of registers are included in the CPU, it is most efficient to connect them through a common bus system. The registers communicate with each other not only for direct data transfer, but also while performing various microoperations.

A bus organization for 7-CPU registers is shown in fig (a).

The output of each register is connected to two multiplexers (MUX) to form the two buses A and B. The selection line in each multiplexer select one register or the input data for the particular bus. The A and B buses form the input to a common arithmetic logic unit (ALU). Operation selected in the ALU determines the arithmetic or logic operation that is to be performed.



(Fig-a)

[BLOCK DIAGRAM]

The result of the microoperation is available for op data and also goes into the input of all registers. The register that receives the information from the output bus is selected by decoder. The decoder activates one of the register load inputs, thus providing a transfer path between the data in the

Output bus and the inputs of selected destination register.


e.g. For example if we have to perform the following operation:-

$$R1 \leftarrow R2 + R3$$

then control must provide

binary selection variables to following selector inputs:-

- ① Mux A Selector (SELA): to place the content of R2 into bus A.
- ② Mux B Selector (SELB): to place the content of R3 into bus B.
- ③ ALU operation selector (OPR): to provide the arithmetic addition $A+B$.
- ④ Decoder Destination Selector (SELD): to transfer the content of output bus into R1.



Control word:-

There are 14-binary selection inputs in the unit, and their combined value specifies a control word.

The 14-bit control word is as follows:-

3	3	3	5
SELA	SELB	SELD	OPR

[control word].


It consists of 4-fields. Three fields contain three bits each and one field has 5-bits.

(3)

Stack Organization

A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved. So, Stack is Last-in first-out (LIFO) device. The register that holds the address for the stack is called a stack pointer (SP), because its value always points to the top item of the stack.

Block diagram for 64-word stack is as:-



Basic operation of a Stack

There are basic 2-operation of

Stack:-

- ① Push or insertion operation: The operation of insertion of new item in ~~thought~~ called Push operation, because it can be thought of the result of pushing a

new item on top.

⑤ Pop or Deletion:- The operation of deletion is called pop-up because it can be thought of as the result of removing one item so that stack pops-up.

PUSH OPERATION

Initially $SP =$ in effect cleared to '0', $EMPTY$ is set to 1, and $FULL$ is cleared to '0'. So that SP points to the word at address '0' and stack is marked empty and not full. If stack is not full i.e. $FULL=0$, a new item can be inserted as:-

$SP \leftarrow SP + 1$ Increment stack pointer.

$M(SP) \leftarrow DR$ write item on top of stack.

DR is data register that holds the binary data to be written or read out of the stack.

Pop operation

A new item is deleted from the stack if stack is not empty, and operation sequences are as:-

$DR \leftarrow M(SP)$ Read item from top of stack.

$SP \leftarrow SP - 1$ Decrement stack pointer

If ($SP = 0$) then $EMPTY \leftarrow 1$ Check if stack is empty.

$FULL \leftarrow 0$ Mark the stack not full.

Reverse Polish Notation

A stack organization is very effective for evaluating arithmetic expressions. Common arithmetic operations are written in infix notation, in which operator is written between operands. There are three types of notations for arithmetic operation as follows:-

(1) Infix notation:-

In infix notation operator is placed between the operands. e.g. $(A * B) + (C * D)$ $A + B$

(2) Prefix notation:-

In prefix notation, operator is placed before the operands. e.g.

$A + B$ infix notation

$+ A B$ prefix notation.

(3) Postfix notation:-

In postfix notation, operator is placed after the operands.

e.g. $A + B$ infix notation

$A B +$ postfix notation.

→ → → → → → →
Evaluation of arithmetic operation by using stack.

Suppose we


have the arithmetic expression:-

$(3 * 4) + (5 * 6)$

$2 * 3 + 6 / 2 * 12$

calculate postfix notation i.e. $34 * 56 * +$

New stack operations are as follows:-



Instruction Formats

An instruction format has the following

fields:-

- ① An operation code field that specifies the operation to be performed.
- ② An address field that designates a memory address or a processor register.
- ③ A mode field that specifies the way the operand or the effective address is determined,

and diagrammatically

shown as:-

Mode bit	Operation code	Address Field
----------	----------------	---------------

[Instruction format]

Type of instructions

Following are the type of instructions:-

(5)

① Three- Address Instructions

Computer with three - address instruction

formats can use each address field to specify either a processor register or a memory operand. Following program evaluates

$$X = (A+B) \times (C+D) \text{ as:-}$$

ADD R1, A, B. $R1 \leftarrow M[A] + M[B];$

ADD R2, C, D. $R2 \leftarrow M[C] + M[D];$

MUL X, R1, R2 $M[X] \leftarrow R1 * R2;$

The advantage of three address format is that it results in short programs when evaluating arithmetic expressions. The disadvantage is that binary-coded instruction requires too many bits to specify three addresses.

② Two - Address Instructions :-

Two - address instructions are the

most common in commercial computers. Each address field can specify either a processor register or a memory word.

Program to generate $X = (A+B) \times (C+D)$ is as:-

MOV R1, A $R1 \leftarrow M[A];$

ADD R1, B $R1 \leftarrow R1 + M[B];$

MOV R2, C $R2 \leftarrow M[C];$

ADD R2, D $R2 \leftarrow R2 + M[D];$

MUL R1, R2 $R1 \leftarrow R1 * R2$

MOV X, R1 $M[X] \leftarrow R1$

③ One-Address Instructions

One address instructions use an address field for the instruction and an accumulator (AC) register for all data manipulation. For multiplication and division there is need for a second register.

Program to evaluate $X = (A+B) * (C+D)$ in AD:-

LOAD	A	$AC \leftarrow M[A]$
ADD	B	$AC \leftarrow AC + M[B]$
STORE	T	$M[T] \leftarrow AC$
LOAD	C	$AC \leftarrow M[C]$
ADD	D	$AC \leftarrow AC + M[D]$
MUL	T	$AC \leftarrow AC * M[T]$
STORE	X	$M[X] \leftarrow AC$

④ Zero-address Instructions: A stack organized computer does not use an address field for the instructions ADD and MUL. The PUSH and POP instructions, however, need an address field to specify the operand that communicate with stack. Program to evaluate

$X = (A+B) * (C+D)$ is as follows:-

PUSH	A	$TOS \leftarrow A$
PUSH	B	$TOS \leftarrow B$
ADD		$TOS \leftarrow A+B$
PUSH	C	$TOS \leftarrow C$
PUSH	D	$TOS \leftarrow D$
ADD		$TOS \leftarrow C+D$
MUL		$TOS \leftarrow (C+D) * (A+B)$
POP	X	$M[X] \leftarrow TOS$

TOS = Top of Stack

1	4	0	4	0
3	4			
4	0	0	3	4

ADDRESSING MODES

The addressing mode specifies a rule for interpreting or modifying the address field of the instruction. The way the operands are chosen during program execution is dependent on the addressing mode of instruction. Computer uses addressing mode due to following main reasons:-

- ① To give programming versatility to the user by providing such facilities as pointer to memory, counter for loop control, indexing of data and program relocation.
- ② To reduce the number of bits in the addressing field of the instruction.

Different Type of addressing modes :-

① Implied mode / Direct address mode

In implied mode, the Operands are specified implicitly in the definition of the instruction. e.g. the instruction "Complement accumulator" is an implied mode. because operand is, accumulator register implied in definition of instruction. Another example is implied in definition of instruction. In zero-address instructions in stack-organized computer one implied-mode instruction since operands are implied to be on top of stack.

② Immediate mode → / Indirect address mode

In this mode the operand is

Specified in the instruction itself. In other words, immediate mode instruction has an operand field rather than an address field. The operand field contains the actual operand to be used in conjunction with the operation specified in instruction. Immediate mode instructions are useful for initializing registers to a constant value.

I	Opcode	Operand field.
---	--------	----------------

Indirect

③ Register mode:

In this mode, operands are in registers. Instruction specify a register in the CPU whose contents give the address of Operand in memory. In other words selected register contain the address of operand rather than operand itself. e.g. LDI H, 2500H - Load H-L pair with 2500H

MOV A,M_L → move content of memory

location whose address in H-L pair (2500) to AC.

④ Register mode:

In this mode, Operands are in Registers that outside within CPU. Particular register is selected from a register field in the instruction. e.g. MOV A B, 78, ADD B.

(5) Auto increment or auto-decrement mode:

This is similar to register indirect mode except that the registers in incremented or decremented after its value is used to access memory. When the address stored,

The registers refers to a table of data in memory, (7)
It is necessary to increment or decrement the register
after every access to the table.

⑥ Direct address mode: In direct address mode, the effective address is equal to the address part of the instruction. The operand reside in memory and its address is given directly by address field of instruction.

⑦ Indirect address mode: In this mode, address field of instruction gives the address where the effective address is stored in memory. Control fetches the instruction from memory and uses its address part to access memory again to read the effective address.

In a few addressing modes requires that the address field of instruction be added to content of a specific register in CPU. The effective address in these mode is calculated as:-

Effective Address = address of part of instruction + content of

⑧ Relative Address mode: PC + address part of instruction. In this mode content of Program Counter is added to address part of instruction in order to obtain the effective address. The address part (usually) of instruction is usually. a Signed.

Number which can be either positive or negative. When this number is added to content of program counter, the result produces an effective address whose position in memory is relative to address of the next instruction.

e.g. Program counter = 825

Address part of instruction = 25.

Effective address computation for relative address mode

$$= 825 + 25 = 850.$$

So, effective address is 24 memory location forward from address of the next instruction.

(9) Index Addressing mode

In index addressing mode

content of index register is added to address part of instruction to obtain the effective address. The index register is a special CPU register that contains an index value. Address field of instruction defines the beginning address of data array in memory.

(10) Base Register Addressing mode

In base register

addressing mode content of base register is added to the address part of instruction to obtain effective address. This is similar to index addressing mode except that the register is now called base register instead of index register.

POP

1111 - 100

Program Control - LC

(6)

Instructions are always stored in consecutive memory locations. When processed in the CPU, the instructions are fetched from consecutive memory locations and executed. Each time an instruction is fetch from memory, the program counter is incremented so that it contains the address of next instruction in sequence. After the execution of data transfer or data manipulation instruction, control returns to fetch cycle with the program counter containing the address of the instruction next in sequence. A program control instructions specify condition for altering the content of program counter, while data transfer and data manipulation instruction specify conditions for data processing operations.

Following are some typical instructions used in Program Control:

Branch	BR
Jump	Jmp
Skip	SKP
Call	CALL
Return	RET
Compare	CMP
Test	TST

Reduced Instruction Set Computer (RISC) & CISC

CISC

CISC

In the early days,

Computer had small and simple instruction sets, forced mainly by the need of to minimize the hardware used to implement them. Many computers have instruction sets that include more than 100 and sometimes even more than 200 instructions. A computer with a large number of instructions is classified as a complex instruction set computer.

Set computer

RISC → It is recommended that computers with use fewer instructions with simple construct so they can be executed much faster within the CPU without having to use memory as often. This type of computers is classified as a reduced instruction set computer or RISC.

CISC characteristics

- ① A large number of instructions - typically from 100 to 250 instructions.
- ② Some instructions that perform specialized tasks and are used infrequently.
- ③ A large variety of addressing modes - typically 2 to 5 to 20 different modes.

(9)

④ Variable length instruction formats.

⑤ Instruction that manipulates operands in memory.

RISC characteristics

~~7x17~~

- ① Relatively few instructions.
- ② Relatively few addressing modes.
- ③ Memory access limited to Load and Store instructions.
- ④ All operations done within the registers of the CPU.
- ⑤ ~~variable~~ ^{fixed} length, easily decoded instruction format.
- ⑥ Single-cycle instruction execution.

⑦ Hard

Hardwired

- ⑧ RISC is hardwired rather than microprogrammed control.

microprogrammed

hardwired

MULTIPLICATION ALGORITHMS

Multiplication of two fixed-point numbers in signed-magnitude representation is done with following example:-

23

19

10111 → multiplicand
 $\times \begin{matrix} 1 & 0 & 0 & 1 & 1 \end{matrix}$ → multiplier

$$\begin{array}{r}
 10111 \\
 10011 \times \\
 00000xx \\
 000000xxx \\
 \hline
 10111xx
 \end{array}$$

437

$\overline{110110101}$ → Result.