	Semester = 4 , Subject - Microprocessor
	Part A
2)	as combiler is used for programs that translate
	source code from a high-loud hugamming
	source code from a high-land programming language to a markine-land language
	to cleate an exentable program.
	The Assembler takes as input the assembly
	code and translates it into relocatable
Ī	mochine code.
3)	On assembly language more mnemonies are
	used to shifty an obcode that christ
	used to shifty an opcode that represents a complete and operational machine language instruction.
	language instruction.
4)	Program Counter: It is a special purpose register which stores the address of neset
	register which stores the address of neset
Α,	The fet and.
	Stack pointer (BP): The stack is the sexued
	area of the memory in the RAM where
	temporary information may be stored.
	It is used to hold the advers of the most
	Sevent stack entry.
F	
	on-on 1- life instruction, short and the
	operand of an instruction are represented in one byte.
	in one byte.
	Scanned with CamScanner

44	Date
	Example. Mnemonii - MOVB, A
	Opcode - MOV
	Oprand - B, A
	Hex Gode - 47H
	Binary Code-01000111
	2-byte instruction - Here frist 8 bits in dicate the opcode and next 8 bits
	in dicate the opcode and next 8 bits
	indicate the oherand.
	Example. Mnemonic - MV/A, 32H
	Opcode - MVI
	Operand - A, 32H
•	Hex Gode - 3E
	.32
	Binary Gde- 001/110 and 001/0010
	island contraction
$\hat{\mathcal{O}}$	A monitor program is usually in Rom and has a simple user interface.
	and how a simple user interface.
	It allow you To exoner and
	1 to the second of the second
	after monitoring memory, read or write I/O hours and so on
	juice 1/0 pour auca so on
	Section-S
~	A)
_10)	by external devices to request the miro - processor to perform a task.
	by external devices to request the more
1	- perocessor to perform a task.
· ·	
	Types of Interrupts in 8085.
•	Types of Interrupts in 8085. a) TRAP: et is a non moskable interrup
61	
a model of	

Scanned with CamScanner

Page	No.	
Date		

To receive the signal from interrupt TRAP, its signal pin must have high luce.

If this condition occur, then 8005 completes execution of current instruction, hushes of counter on the stack and branches to 003 CH.

RST 7.5: It is markable interrupt. It can be inabled and disabled using Sim instruction.

DRST 6.5: This can be enableded displed using SIM instruction. It is high level sensitive, microfrecoussor 8005 execute current instruction. Save the program counter onto the stack and branches to 003CM.

RST 5.5: It is high level sursitive.
In order to surius this interrupt DOSS
completes the execution of current
instruction, saw the program counter
onto the Stack and branches to
location 002 CM.

e) INTR: It is a non maskable internal and continued in response to IN/1 signal, external logic places on internal to the time operate on data true on receiving the instruction.

1.30a	MO.	
Date		

It consits of an 8 set accumulator, one flag register, 6 general 8-bit species furpose registers and two 16-bit species furpose registers. These registers are critically required when preogenaming 9 2085 microprocussor.


A (8-bit)	S[Z] Ac P CY
B (0-bit)	C (0-bit)
D (8-bit)	E (0-bit)
H- (8 bit)	(8-bit)
Stack Poir	itur (SP) (16-bit)
Programme	ng Counter (PC) (16-154)
\mathcal{L}	\sim

Kigh order Address Low order metliplexed
Bus Address / Data bus

(A15-A8)

AD7-AD0

The hardware model shows two major segments: One segment inculides ALU and as 87-bit. register called an accountator, instruction elecoter and flags. The second segment shows of bit and 16 bit registers.



3 UB (Subtract rigister or minory from accumulator): The contents of rigister or minory location are subtracted from the contents of accumulator Dis instruction increments the contents of specified rigister pair by 1. DCX (Decreament register pair by 1):
This instruction decreaments the contents
of specified register pair by 1. Entrol and status signals: a) ALE (Address latch mable): It is a positive ongoing buse generated every time When 2085 degins on sustand approach of evation. b) BD and WR: These are used to control the direction of data flow between processor and memory or I/o device / Nort. c) 20/M, so and Sr: Thus indicates Whether I/O gleration or memory afeation is bugn carried cut. Si and so undicate the type of mainne sycke in preogress. d) Ready: It is used to serve whether a periphere is used for data transfer. It is thus used to synchronize

Fage	No.	
Date		

Blower peripherals to the micuopenoussor,

Continually initiated signals:

DRESET It is used to char the perguam counter and update with 000 DK memory location. When it is adivated by any external key, all internal operations are suspended for that time.

Denteroupt: It was interrupts like TRAP, RSTS.S, RST 7.5.

C) Ready: If signal is ready, pin is at low state.

~	
6)	Opcode fetch-Mi - minory read-
. / ,	T, T2 T3 T4 T, T2 172
CLK	1
Cu	
1. 0	
78-45	XX
An a	12
TV M	
ALE	
RD	
100	
WH	
(So,-S)	So-1 5/2) XG 1=0 5 0
	150=1 5/=0 5/=0
11	

Jiming Dig ram of MUIA; 32M.

Page No. ____

This is a 2 tayte instruction, so it requires 2 machine cycles to fetch instruction.

1) of cools fetch

2) runny read.

cye No.

address on night order and lever order address on night order and lever order address ous the Of code at this memory of niouchnouser. This pc is the invirumented by to point to meat byt. This machine eyeles require 4T states

Memory Read: This data is read from the sheific register. The PC is again inversel instruction to point and to rest instruction. The same timing diagram is applicably for different of eatiens.