

is = 2 recipi) = Evice (i,j) TOVIXÇ Conductance Amxp Bpx n - we have to n times cycle by using in memory matrix multiplication # Enthemory Sorting (Bitonic-sorting) Sequence generation algorithm) eg. 1, 3, 7, 8, 3, 2, D arcending men decending 83, 8,9,2,1,0,4 not biotonic requence or Biotonic Sort: (Compare and Swap) S= (Mo, A, - - - An-1) SI= mis fa, ang b, mis fa, ang +1 + - Anis fang-1, an-1/> 52 = mocha, on/2 6, mocha, , oin+16, - mochan-1, an-14. SI & SZ Both are Biotonic Eg. 1,5,2,9,11,13,0,8,4,2,0 SI=15742 52 = 13 10 8 9 11 of For biofonic, we need a comparator and two noit mux. of We release it using NOR. of Figure NOR sourced MAGNIC design of 2-bit compositor

Indian Institute of Engineering Science and Technology, Shibpur BTech (CST) 6th Semester Mid Semester Examination, February 2025

Subject: Computing-in-Memory Architecture (CS-3223)

Full marks: 30

Time: 2 hours

Answer all

a) In CPU-centric von Neumann computing model, define ILP wall, Technology walls and Reliability wall and In-memory (PIM) Computing (IMC). Identify the working set locations in such computing systems Processing-in-Memory Chip multi processors (CMPs), Introduce

2a) What is TiO2 based memristor? What is RVM and RRM in memristive design? MAGIC (Memristor-Aided Logic) belongs to which class? Justify your answe b) Explain how 2-input NAND and NOR truth table can be realized with MAGIC memristor devices

Vset is applied at Q and Vcond at P to realize P implies Q. Vth is for switching of memristor device. 3a) Define memristor-based Material Implication (IMPLY) logic. In IMPLY logic, Explain why the relation Vset > Vth > Vcond is to be satisfied?

b) Compute Z = X NAND Y with IMPLY. Show how 2:1 MUX can be realized with IMPLY.

Show the construction of a DRAM cell with a capacitor and an access transistor. Describe normal fead operation of DRAM, following charge sharing. Following triple-row activation (TRA) explain how A+B (each A/B is of 1-bit) can be realized within the DRAM. 5. Explain how a 6T SRAM cell can be written (assume logic 1). Design a logic circuit that can O perform In-SRAM AND and NOR operations.

- III

00-0