

$$F_{ij} = (A_j C_j + A_j' C_j') \text{ term function}$$


$$m_C = \prod_{i=1}^n F_{ij}$$

CAM → content wise searching


- This one above is like In-memory computing where we have what to search and in row A'.

## VII Searching in SRAM:

→ CAM functionality of SRAM



→ The key is to perform parallel search.



## VII Bit-Serial Arithmetic:

$$\rightarrow S_i = x_i \oplus y_i \oplus C_{i-1}$$

$$C_i = x_{i-1} \oplus y_{i-1}$$

we can do these simple things using logic circuits on peripheral to SRAM.

(110 is stored in SRAM)

see digital circuit  
of SRAM



Add word 1 2

→ Vectors A

0	0
0	0
0	0
0	0

$$\text{Vector } A + \text{Vector } B + 2^i A = \text{Sum}$$

Row

Vector B

Row

Sum

word



Reading from Vec A


writing to Vec B

writing to sum.

Carry will be updated accordingly.

sum will start from most significant bit


LSB of most significant bit



→ There's a possibility of changing of charge during changing phases.

$$\begin{aligned} \text{Sum} &\rightarrow A \oplus B \oplus C_{in} \\ \text{Carry} &\rightarrow ((A \& B) + (A \oplus B \& C_{in})) \end{aligned}$$


## Multiplication:



→ First, tag is loaded from Vec B (lowest line)

following memory of a part





but here in this case, the ~~SOT~~ formula is not following.

► Reduction: reduction, we take the ~~bottom~~ bottom-left element and add the ~~bottom~~ bottom-right element.

## II Memristors

MAAIC, MAAJ.

► For a charge controlled memristor,

$$\phi = f(q)$$

$$\frac{d\phi}{dt} = \left( \frac{df(q)}{dq} \right) \left( \frac{dq}{dt} \right) = \frac{df(q)}{dq} \cdot C(t)$$

$$V(t) = \frac{df(q)}{dq} C(t)$$

Similar to

$$V(t) = m(q) \cdot C(t)$$

unit of  $MQ$  is Ohm

► For a flux controlled,


$$q = f(\phi)$$

$$\frac{dV}{dt} = \frac{d\phi(t)}{d\phi} \cdot \frac{d\phi}{dt},$$

$$i(t) = \omega(\phi) \cdot v(t)$$



mem conductance

#




① dopped  
→ resist force very less

$TiO_2-x$  term is substituted in  $(TiO_2)_x$  with  $x < 1$



Memristor can be two terminal, but we consider the 'G's then it is also can be three terminal.




forward


$$\text{bias}_{\text{for}} = \frac{(V)}{\text{area}} \cdot \frac{(A)}{\text{area}} = \frac{(V)}{\text{area}^2} = \frac{V}{A}$$

→ Dopped area enhanced


so, if current flow is as above, dopped area is enhanced & resistance is decreased. It is called forward bias.

In reverse bias, resistance is increased.






#



→ if we think memristor as diode, then the above picture is OR gate.

using memristor.

now this one  
cannot make AND




→ Hence, this is not a viable design.

≠




$$\text{if } \frac{V_{cc}}{R_{ON} + R_{OFF}} > \frac{V_{cc}}{R_{ON}} \Rightarrow V_{out} \rightarrow 1$$



$$I = \frac{V_{cc}}{R_{ON} + R_{OFF}}$$


'OR' Gate



→ we can make these n input AND/OR Gate

also.

→ we can add 'NOT' gate circuit using CMOS.



if,  $A = 1$ ,

$$V_{out} = \frac{V_{DD}}{R_{ON} + R_{OFF}} \cdot R_{OFF} \approx \frac{V_{DD}}{R_{OFF}} \ll V_{DD}$$


hence,  $A' = 0$

if,  $A = 0$


$$V_{out} = \frac{V_{DD}}{R_{ON} + R_{OFF}} \cdot R_{ON} \approx \frac{V_{DD}}{R_{ON}} \cdot R_{ON}$$

hence,  $A' = 1$

## Memistor Crossbar Structure




## Hybrid memistor-CMOS logic



## Memistor assisted Logic (MRL)

Two states are shown previously. (~~not & not~~) with the help of MRL  
(Previous Page's)

To make NOR/NAND, add CMOS Inverter




## MAGIC, IMPLY


Logic of Memistor logic operation

MAGIC → memistor assisted logic.

MAGIC is a stateful logic family




The values are stored beforehand,  $\rightarrow$  Out will be initialized, then depending on In1 & In2, we get change or unchanged value of Out.  
We have threshold voltage, to know what is '0' & what '1'.



### MAGIC NAND

If current flow is above some voltage then state of Out resistor is changed.



MAGIC NOR in a ~~memristor~~ memristive memory.

### XOR, XNOR

- ★ 1 →  $R_{on}$  in memristor } signal written to die
- ★ 0 →  $R_{off}$  in memristor } signal written to die

elmore signal written to die


Imply :-

$P \rightarrow Q$  : if  $P$  then  $Q$

	0	1
0	2	2
1	0	1

$P(t)$	$Q(t)$	$Q(t + t_0)$
0	0	1
0	1	1
1	0	0
1	1	1

$$P \rightarrow Q \equiv \neg P \wedge Q$$



→ in case,  $P=1, Q=0$ , the output voltage is similar to  $V_{cond}$ , hence output is '0'. ( $V_{cond} < V_{Th}$ )

~~Realize NAND~~ NAND output


~~FALSE(S)~~ Step 1: FALSE(S) ( $V_s = V_{clear}$ )

as if we are doing NAND b/w 'P' & 'Q'

Step 2:  $P \rightarrow S$  ( $V_p = V_{cond}$   
Imply  $V_s = V_{set}$ )

Step 3:  $Q \rightarrow S$  ( $V_q = V_{cond}$   
Imply  $V_s = V_{set}$ )

Three steps to realize non-NAND.




So, to put it simply,

$$\begin{array}{l}
 1. S \leftarrow 0 \\
 2. S \leftarrow \overline{P} + S \\
 3. S \leftarrow \overline{Q} + S
 \end{array}
 \quad \left. \begin{array}{l}
 \text{this will convert into} \\
 \equiv \overline{QP} \quad \text{NAND}
 \end{array} \right\}$$

~~NOR~~:  $Q = (P_1 + P_2 + \dots + P_n)'$

Step 1: FALSE ( $Q$ ) ( $V_Q \leftarrow V_{clear}$ )

Step 2:  $P_s \rightarrow Q$  ( $V_{set} = V_{cond}$ ,  $V \leftarrow V_{set}$ )



→ if we consider two cases,


$P_1, P_2$	0 0	0 1	1 0	1 1
0 0	1	1	0	0
0 1	1	1	1	0
1 0	0	1	1	1
1 1	0	1	1	1

If more number of inputs,  $R_g$  is separated for all inputs

∴ Output  $\rightarrow P_{all} \rightarrow Q +$

∴ Positive Imp.  $\rightarrow$  Positive Biased Imp.

( $V > V_{set}$ ) →  $Q$  due to the current drain




The applied logic negative representation

$$(Q = \bar{P}) \ L \leftarrow \bar{P} \quad (\bar{Q} = P) \ L \leftarrow P$$

$$P \mid Q \mid \bar{Q}(L \oplus P)$$

P	Q	$\bar{Q}(L \oplus P)$
0	0	0
0	1	1
1	0	1
1	1	0



## IMPLY XOR

12/03/24

FALSE(M1), FALSE(Z)  $\rightarrow$  X ~~TRUE~~

We need 13 steps to make ~~XOR~~ XOR

1  $\rightarrow$  FALSE(M1)  $\Rightarrow$  M1 = 0

2  $\rightarrow$  FALSE(Z)  $\Rightarrow$  Z = 0

3  $\rightarrow$  ~~X IMPLY Z  $\Rightarrow$  Z = X'~~

4  $\rightarrow$  Z IMPLY M1  $\Rightarrow$  M1 = X (X is copied to M1)

5  $\rightarrow$  FALSE(M2)  $\Rightarrow$  M2 = 0

6  $\rightarrow$  FALSE(Z)  $\Rightarrow$  Z = 0

7  $\rightarrow$  Y IMPLY Z  $\Rightarrow$  Z = Y'

8  $\rightarrow$  Z IMPLY M2  $\Rightarrow$  M2 = Y (Y is now copied to M2)

9  $\rightarrow$  Y IMPLY M1  $\Rightarrow$  M1 = Y' + X

10  $\rightarrow$  FALSE(Z)  $\Rightarrow$  Z = 0

11  $\rightarrow$  M1 IMPLY Z  $\Rightarrow$  Z = (Y' + X)'

12  $\rightarrow$  X IMPLY M2  $\Rightarrow$  M2 = X' + Y'

13  $\rightarrow$  M2 IMPLY Z  $\Rightarrow$  Z = (X' + Y') + (Y' + X') = X'Y + X'Y'

## IMPLY with Crossbar: ( $\Rightarrow$ )

IMPLY address

$$\rightarrow S_i = (A_i \oplus B_i) \oplus C_{i-1}$$

$$\rightarrow C_i = (A_i \rightarrow (B_i \rightarrow 0)) \rightarrow ((C_{i-1} \rightarrow ((A_i \oplus B_i) \rightarrow 0)) \rightarrow 0)$$



## MUX with IMPLY @ A $\leftarrow$ X

X = 0, M = 1

13/03/24


$$(\overline{S} + \overline{A}) \cdot (\overline{B} + \overline{A}) = X$$

## MAGIC



NOT

5x6



→ Initialize A, B, C  
Columns  $C_i$  should be  $\rightarrow R_{on}$  logic.

$$M_{B,1} \rightarrow R_{on} = S \Leftrightarrow S \text{ AND } M$$

$$M_{S,1} \rightarrow R_{on}$$

$$= (S \text{ AND } X) + (X \text{ AND } S) = S \Leftrightarrow S \text{ XOR } S$$

▷ Step 1 :  $M_{1,2} : \bar{A} \rightarrow \frac{V_o - V_{c_2}}{C_1} \text{ (underground return path)}$

$$M_{2,2} = \bar{B} \quad \text{to negate 'A' in } M_{1,2}$$


▷ Step 2 :  $(M_{3,1} = \overline{A+B}) \wedge (M_{3,2} = \overline{\bar{A}+\bar{B}})$

$$X \rightarrow A \oplus B$$

▷ Step 3 :  $M_{4,3} = X$

$$X = \overline{(\bar{A}+\bar{B}) + (\bar{A}+B)}$$


NOR of  $M_{4,1} \& M_{4,2}$



→ In this we can figure out how to do NOR operations using NOR & NOT & the crossbar circuit.


→ Sorting can also be realised in memristor based design.

→ In several sorting techniques, parallelism can be implemented.



#  $4, 5, 3, 2, 1, 1, 2, 3$  → bitonic sequence

$\underline{1, 2, 3}, \underline{4, 3, 2, 1} \rightarrow$  bitonic sequence



now  $n = 2^l$  to realize bitonic sort

# Cost in Computation, Date: 19/03/2024

$$C = P \times T_p$$

Processor

Processor time

#  $s = \langle \alpha_0, \alpha_1, \dots, \alpha_{n-1} \rangle$  be a bitonic sequence


such that,  $\alpha_0 \leq \alpha_1 \leq \dots \leq \alpha_{n/2-1} \quad \alpha_{n/2} \geq \alpha_{n/2+1} \geq \dots \geq \alpha_{n-1}$

Consider subsequences,


$$s_1 = \langle \min(\alpha_0, \alpha_{n/2}), \min(\alpha_1, \alpha_{n/2-1}), \dots \rangle$$

$$s_2 = \langle \max(\alpha_0, \alpha_{n/2}), \max(\alpha_1, \alpha_{n/2-1}), \dots \rangle$$


# Read Bitonic Sort from GFG & see diagram.




### NOR-NOT based 2-bit comparator:



### Quantum cellular Automata




→ Polarization doublet logic level,



more than 2 soft more than 1 hard  
→ If we want to do something


## # Signal propagation



20/03/24


#

QCA Majority Gate + QCA inverter = Universal gate



## # NAND NOR INVERTER (NNI)

$$P = \frac{(p_1 + p_3) - (p_2 + p_4)}{p_1 + p_2 + p_3 + p_4}$$




→ Polarization  $P$ .  $P$  depends on measures the extent to which the electronic charge is distributed among four dots.

$$\begin{aligned} f_1 &= 1(xy + yz + zx) \\ f_2 &= xz' + yz \end{aligned}$$

Akens Array

A	B
C	D




	0	0	0	0	0
$f_{11}$	1	0	0	0	0
$f_{21}$	1	1	0	0	0
$f_{31}$	0	1	1	0	0
$f_{41}$	1	0	1	0	0

# static December 3rd substitution of std. product form  
 $xz' + yz$


Output of  $C_{11} \rightarrow 1$

Output of  $C_{21} \rightarrow 1$



$C_{31} \rightarrow 1$

$C_{41} \rightarrow 1$



$$\begin{array}{l} A = 1010 \\ B = 0110 \end{array}$$

RETURNS 00000000

(HA)

$$y = 1 \rightarrow \boxed{A \oplus B} \quad (10 + 10 - (24 + 23)) = 9$$

