Diswas (2021CSB043)

Indian Institute of Engineering Science and Technology, Shibpur BTech (CST) 6th Semester Mid Semester Examination, February 2024

Subject: Computing-in-Memory Architecture (CS-3223)

Time: 2 hours

Answer all

Show the construction of n-channel depletion-type MOSFET. Apply proper drain-to-source

b) Sketch a n-channel enhancement-type MOSFET with the proper biasing applied ($V_{DS} > 0V$, $V_{\text{GS}} > V_{\text{T}}$) and indicate the channel, the direction of electron flow, and the resulting depletion

In CPU-centric von Neumann computing model, define power wall, memory wall and ILP

b) Introduce Near-memory Processing (NMP), Processing-in-Memory (PIM) and In-memory Computing (IMC). Identify the working set locations in such computing systems.

3 Show the ROC architecture (DRAM-based Processing with Reduced Operation Cycles) that can support bit-wise in-memory computing for basic logic operations including NOT, AND, and OR. Explain how A + B and A.B (each A/B is of 1-bit) can be realized in the ROC.

Show the structure of 6T SRAM cell. Design a logic circuit that can perform In-SRAM

b) Define basic mechanism and the components of an ANN. Describe the ANN architecture of the