



**FPGA Based Digital Design (ES-373)**

**Batch: 20ES (6<sup>th</sup> Semester)**

**Lab Experiment #05**

**Designing of Combinational Logic Circuits**

**(Full-Adder, Comparator & Multiplexer)**

Name <b>KARAN</b>	Roll # <b>20ES062</b>
Signature of Lab Tutor _____	Date _____

**RUBRICS:**

Performance Metric	TEAMWORK	PARTICIPATION	CONDUCTING EXPERIMENT	USE OF MODERN ENGINEERING TOOLS	DATA ANALYSIS	CALCULATION AND CODING	OBSERVATION /PROGRAM RESULTS	Total Score
	0.5	0.5	1	1		1	1	05
Obtained								

**OBJECTIVE(S)**

The purpose of this lab is to:

#	Topic	# Of Lectures	CLO	Taxonomy level
1	Design & Synthesize Combinational Logic Circuits using Xilinx ISE Software.	3	4,5	P3, A4
2	Test the circuits through simulation using ISim and implementation on Digilent FPGA boards.			

**OUTCOME(S)**

a. An ability to use the techniques, skills, and modern engineering tools necessary for engineering practice.	<b>PL-5:</b> Modern Tool Usage
b. An ability to communicate effectively	<b>PLO10:</b> Communication

**LAB REQUIREMENTS:**

- Standard PC with Xilinx ISE Design Suite 12.3 or latest, Software installed.
- Digilent Adept Software.
- **NEXYS2** Spartan 3E (XC3S500K or XC3S1200K) board.

**DISCUSSION:**

A **full adder** is a logical circuit that performs an addition operation on three one-bit binary numbers often written as a, b, and c<sub>in</sub>. The full adder produces a two-bit output sum typically represented with the signals C<sub>out</sub> and S. Truth Table for a 1-Bit Full Adder is given below.

a	b	Cin	sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Figure 1: Full Adder Truth Table, and Signal Block

A full adder can be implemented in many ways such as with a custom transistor-level circuit or composed of other gates. One example implementation is with

$$Sum = A \oplus B \oplus C_{in}$$

$$C_{out} = A \cdot B + (C_{in} \cdot (A \oplus B))$$

## DESIGNING PROCEDURE:

### DESIGN ENTRY

1. Invoke Xilinx ISE Design Suite Software.  
"Select **File > New Project**"
2. Enter the Project name **full\_adder** in the Name field. Verify that **HDL** is selected as the Top-Level Source Type, and click on **NEXT** again click on **NEXT** and Click on **Finish**.
3. **Now Create a New Source file; Go to Project > New Source.**
  - ✓ Select **VHDL Module** and Enter the source file name **full\_adder**.
  - ✓ Click on **Next**. Enter the Input and output Ports name and click **NEXT** and click **Finish**.

### **VHDL Code for the Full adder is**

```

LIBRARY ieee;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY full_adder is
    Port (a, b, Cin : in STD_LOGIC;
          Sum, Cout : out STD_LOGIC;
    END full_adder;
ARCHITECTURE Behavioral of full_adder IS
BEGIN
    sum <= (a XOR b) XOR Cin;
    Cout <= (a AND b) OR (Cin AND (a XOR b));
END Behavioral;

```

## Simulation

After Creating project and new Source File now it is ready to simulate the Design. To simulate the Full Adder follow the following steps.

1. In the Design Panel, select the **Simulation** radio button.
2. Select full\_adder Behavioral file and double click on Simulator Behavioral Model in the Process window.
3. Select the Simulation from the menu bar and click on Restart.

4. Force the input signal (a, b, cin).
5. Select the Simulation from the menu bar and click on Run. It shows the following Simulation result of Full Adder.




Figure 2. Simulation Result for Full adder

## Synthesis

1. To synthesize the design, double click on the **Synthesize Design** option in the **Processes window**.
2. Now the schematic diagram of the Full adder can be viewed by double clicking View RTL Schematic under Synthesize-XST menu in the Process Window, (Figure 1.3).
3. Similarly, you can view the Technology Schematic Symbol by double clicking **View Technology Schematic** under Synthesize-XST menu in the Process Window, (Figure 1.4). This view provides insights into how the synthesized logic maps to the specific **resources** of the FPGA technology.




Figure 3: Schematic diagram for Full adder




Figure 4: Technology Schematic Symbol for Full

5. Additionally, you can gain a comprehensive understanding of your design's resource utilization by checking the "Device Utilization Summary." This report provides detailed information about the utilization of various FPGA resources such as lookup tables (LUTs), flip-flops, and more. It's a valuable resource for assessing the efficiency of your design and making any necessary optimizations. To access the Device Utilization Summary, click on Design summary (Synthesized) as shown in figure 5.




Figure 5: Device Utilization Summary

## Implementation

1. Before implement the design you must create the User Constraint File UCF.
2. After creating the UCF file Single Click on full\_adder.ucf file from within Project Navigator, and then select "Edit Constraints (Text)" from the Process window.
3. Assigning the pins to inputs and outputs of Full adder as following and save Ucf file.

```
NET "a" LOC = "G18";
NET "b" LOC = "H18";
NET "Cin" LOC = "K18";
```

```
NET "sum" LOC = "J14";
NET "Cout" LOC = "J15";
```



4. After assigning the Pins double click on "Implement Design" option in the **Processes window**. It will go through steps like **Translate, Map and Place & Route**.
5. Now create a programming file (bit stream file) of the design. This is done by clicking once on your top-level design in the Sources Pane, followed by a double click on "**Generate Programming File**" in the process window.
6. Once the programming file (bit stream file) is generated, the file has to be downloaded to the **NEXYS2 Spartan3E** device.

4-Bit Full Adder :-



VHDL code

```
24 -- arithmetic functions with Signed or Unsigned values
25 --see IEEE.NUMERIC_STD.ALL;
26
27 -- Document the following library declaration if instantiating
28 -- any VHDL primitives in this code.
29 --library IEEE;
30 --use IEEE.STD_LOGIC_1164.ALL;
31
32 entity FULL_ADDER_062 is
33   Port (
34     A_062 : in STD_LOGIC_VECTOR (3 downto 0);
35     B_062 : in STD_LOGIC_VECTOR (3 downto 0);
36     Cin : in STD_LOGIC;
37     Y_062 : out STD_LOGIC_VECTOR (3 downto 0);
38     Cout : out STD_LOGIC
39   );
40 end FULL_ADDER_062;
41
42 architecture Behavioral of FULL_ADDER_062 is
43   SIGNAL C : STD_LOGIC_VECTOR (3 downto 0);
44   begin
45     Y_062(0) <= (A_062(0) XOR B_062(0)) XOR C(0);
46     C(0) <= (A_062(0) AND B_062(0)) OR ((A_062(0) XOR B_062(0)) AND C(0));
47     Y_062(1) <= (A_062(1) XOR B_062(1)) XOR C(1);
48     C(1) <= (A_062(1) AND B_062(1)) OR ((A_062(1) XOR B_062(1)) AND C(0));
49     Y_062(2) <= (A_062(2) XOR B_062(2)) XOR C(1);
50     C(2) <= (A_062(2) AND B_062(2)) OR ((A_062(2) XOR B_062(2)) AND C(1));
51     Y_062(3) <= (A_062(3) XOR B_062(3)) XOR C(2);
52     C(3) <= (A_062(3) AND B_062(3)) OR ((A_062(3) XOR B_062(3)) AND C(2));
53     Cout <= C(3);
54   end Behavioral;
55 end;
```


RTL



Schematic



Simulation



4-BIT COMPARATOR

No Processes Running

Processes: COMPARATOR\_20es062 - Behavioral



- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simula...
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope

```
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity COMPARATOR_20es062 is
33     Port ( A_062 : in  STD_LOGIC_VECTOR (3 downto 0);
34           B_062 : in  STD_LOGIC_VECTOR (3 downto 0);
35           X_062 : out STD_LOGIC;
36           Y_062 : out STD_LOGIC;
37           Z_062 : out STD_LOGIC);
38 end COMPARATOR_20es062;
39
40 architecture Behavioral of COMPARATOR_20es062 is
41
42 begin
43     X_062 <= '1' when A_062 > B_062 else '0'; --When A is greater than B
44     Y_062 <= '1' when A_062 < B_062 else '0'; --When A is less than B
45     Z_062 <= '1' when A_062 = B_062 else '0'; --When A is equal than B
46 end Behavioral;
47
```


schematic



## RTL :-



## Simulation





## DE\_MUX VHDL code

```



27 -- Uncomment the following library declaration if in
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32
33
34 entity DE_MUX_20es062 is
35     Port ( A_062 : in  STD_LOGIC;
36           S1_062 : in  STD_LOGIC;
37           S2_062 : in  STD_LOGIC;
38           W_062 : out STD_LOGIC;
39           X_062 : out STD_LOGIC;
40           Y_062 : out STD_LOGIC;
41           Z_062 : out STD_LOGIC);
42 end DE_MUX_20es062;
43
44 architecture Behavioral of DE_MUX_20es062 is
45 begin
46     W_062 <= (NOT S1_062) AND (NOT S2_062) AND A_062;
47     X_062 <= (NOT S1_062) AND (NOT S2_062) AND A_062;
48     Y_062 <= (S1_062) AND (NOT S2_062) AND A_062;
49     Z_062 <= (S1_062) AND (S2_062) AND A_062;
50 end Behavioral;
51
52

```


RTL



Schematic



simulation





# Review Questions

## 1 bit comparator

entity COMPARATOR\_1bit\_20es062 is

```
Port ( A_062 : in STD_LOGIC;
      B_062 : in STD_LOGIC;
      X_062 : out STD_LOGIC;
      Y_062 : out STD_LOGIC;
      Z_062 : out STD_LOGIC);
```

end COMPARATOR\_1bit\_20es062;

architecture Behavioral of COMPARATOR\_1bit\_20es062 is  
begin

```
X_062 <= '1' when A_062 > B_062 else '0';
```

```
Y_062 <= '1' when A_062 < B_062 else '0';
```





```
Z_062 <= '1' when A_062 = B_062 else '0';
```

end Behavioral;


```

15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 --
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_Unsigned.ALL;
23
24 -- Uncomment the following library declaration if using
25 -- arithmetic functions with Signed or Unsigned values
26 --use IEEE.NUMERIC_STD.ALL;
27
28 -- Uncomment the following library declaration if instantiating
29 -- any Xilinx primitives in this code.
30 --library UNISIM;
31 --use UNISIM.VComponents.ALL;
32
33 entity COMPARATOR_1bit_20es062 is
34     Port ( A_062 : in STD_LOGIC;
35           B_062 : in STD_LOGIC;
36           X_062 : out STD_LOGIC;
37           Y_062 : out STD_LOGIC;
38           Z_062 : out STD_LOGIC);
39 end COMPARATOR_1bit_20es062;
40 architecture Behavioral of COMPARATOR_1bit_20es062 is
41 begin
42     X_062 <= '1' when A_062 > B_062 else '0'; -- When A is greater than B
43     Y_062 <= '1' when A_062 < B_062 else '0'; -- When A is less than B
44     Z_062 <= '1' when A_062 = B_062 else '0'; -- When A is equal to B
45 end Behavioral;
  
```

## RTL and schematic



## Simulation :-



### 4 input multiplexer

entity MUX4\_20es062 is

```
Port ( A_062 : in STD_LOGIC;  
      B_062 : in STD_LOGIC;  
      C_062 : in STD_LOGIC;  
      D_062 : in STD_LOGIC;  
      S_062 : in STD_LOGIC_VECTOR (1 downto 0);  
      Y_062 : out STD_LOGIC);
```

end MUX4\_20es062;

architecture Behavioral of MUX4\_20es062 is

begin

with S\_062 select


Y\_062 <= A\_062 when "00",

      B\_062 when "01",


      C\_062 when "10",

      D\_062 when others;


end Behavioral;



## RTL



## Schematic



## Simulation

