

## MEHRAN UNIVERSITY OF ENGINEERING AND TECHNOLOGY, JAMSHORO DEPARTMENT OF ELECTRONIC ENGINEERING



#### FPGA Based Digital Design (ES-373)

**Batch: 20ES (6th Semester)** 

# <u>Lab Experiment #05</u> Designing of Combinational Logic Circuits (Full-Adder, Comparator & Multiplexer)

Name KARAN	Roll #	20ES062
Signature of Lab Tutor	Date	

#### **RUBRICS:**

Performance Metric	TEAMWORK	PARTICIPATION	CONDUCTING	USE OF MODERN ENGINEERIN GTOOLS	DATA ANALYSIS	CALCULATION AND CODING	OBSERVATION /PROGRAM RESULTS	Total Score
	0.5	0.5	1	1		1	1	05
Obtained								

#### **OBJECTIVE(S)**

The purpose of this lab is to:

#	Topic	# Of Lectures	CLO	Taxonomy level	
1	Design & Synthesize Combinational Logic Circuits using Xilinx ISE Software.	2	4,5	P3, A4	
2	Test the circuits through simulation using ISim and implementation on Digilent FPGA boards.	3			

#### **OUTCOME(S)**

a. An ability to use the techniques, skills, and modern	PL-5: Modern Tool Usage
engineering tools necessary for engineering practice.	
b. An ability to communicate effectively	PLO10: Communication

#### **LAB REQUIREMENTS:**

- Standard PC with Xilinx ISE Design Suite 12.3 or latest, Software installed.
- Digilent Adept Software.
- NEXYS2 Spartan 3E (XC3S500K or XC3S1200K) board.

#### **DISCUSSION:**

A **full adder** is a logical circuit that performs an addition operation on three one-bit binary numbers often written as a, b, and c<sub>in</sub>. The full adder produces a two-bit output sum typically represented with the signals C<sub>out</sub> and S. Truth Table for a 1-Bit Full Adder is given below.




Figure 1: Full Adder Truth Table, and Signal Block

A full adder can be implemented in many ways such as with a custom transistor-level circuit or composed of other gates. One example implementation is with

$$Sum = A \oplus B \oplus C_{in}$$

$$C_{out} = A.B + (C_{in}.(A \oplus B)C_{in})$$

#### **DESIGNING PROCEDURE:**

#### **DESIGN ENTRY**

- 1. Invoke Xilinx ISE Design Suite Software.
  - "Select File > New Project"
- 2. Enter the Project name **full\_adder** in the Name field. Verify that **HDL** is selected as the Top-Level Source Type, and click on **NEXT** again click on **NEXT** and Click on **Finish**.
- 3. Now Create a New Source file; Go to Project > New Source.
  - ✓ Select **VHDL Module** and Enter the source file name **full\_adder**.
  - ✓ Click on **Next**. Enter the Input and output Ports name and click **NEXT** and click **Finish**.

#### VHDL Code for the Full adder is

```
LIBRARY ieee;
```

USE IEEE.STD\_LOGIC\_1164.ALL;

ENTITY full\_adder is

Port (a, b, Cin: in STD\_LOGIC;

Sum, Cout : out STD\_LOGIC;

END full\_adder;

ARCHITECTURE Behavioral of full adder IS

**BEGIN** 

sum <= (a XOR b) XOR Cin;

Cout <= (a AND b) OR (Cin AND (a XOR b));

END Behavioral;

#### Simulation

After Creating project and new Source File now it is ready to simulate the Design. To simulate the Full Adder follow the following steps.

- 1. In the Design Panel, select the **Simulation** radio button.
- 2. Select full\_adder Behavioral file and double click on Simulator Behavioral Model in the Process window.
- 3. Select the Simulation from the menu bar and click on Restart.

- **4.** Force the input signal (a, b, cin).
- **5.** Select the Simulation from the menu bar and click on Run. It shows the following Simulation result of Full Adder.




Figure: 2. Simulation Result for Full adder

#### **Synthesis**

- 1. To synthesize the design, double click on the **Synthesize Design** option in the **Processes** window.
- 2. Now the schematic diagram of the Full adder can be viewed by double clicking View RTL Schematic under Synthesize-XST menu in the Process Window, (Figure 1.3).
- **3.** Similarly, you can view the Technology Schematic Symbol by double clicking **View Technology Schematic** under Synthesize-XST menu in the Process Window, (Figure 1.4). This view provides insights into how the synthesized logic maps to the specific **resources** of the FPGA technology.




Figure 3: Schematic diagram for Full adder




Figure 4: Technology Schematic Symbol for Full

**5.** Additionally, you can gain a comprehensive understanding of your design's resource utilization by checking the "Device Utilization Summary." This report provides detailed information about the utilization of various FPGA resources such as lookup tables (LUTs), flip-flops, and more. It's a valuable resource for assessing the efficiency of your design and making any necessary optimizations. To access the Device Utilization Summary, click on Design summary (Synthesized) as shown in figure 5.




Figure 5: Device Utilization Summary

#### **Implementation**

- 1. Before implement the design you must create the User Constraint File UCF.
- **2.** After creating the UCF file Single Click on full\_adder.ucf file from within Project Navigator, and then select "Edit Constraints (Text)" from the Process window.
- 3. Assigning the pins to inputs and outputs of Full adder as following and save Ucf file.

```
NET "a" LOC = "G18";

NET "b" LOC = "H18";

NET "Cin" LOC = "K18";

NET "sum" LOC = "J14";

NET "Cout" LOC = "J15";
```


- **4.** After assigning the Pins double click on "Implement Design" option in the **Processes** window. It will go through steps like **Translate**, **Map and Place & Route**.
- 5. Now create a programming file (bit stream file) of the design. This is done by clicking once on your top-level design in the Sources Pane, followed by a double click on "Generate Programming File" in the process window.
- **6.** Once the programming file (bit stream file) is generated, the file has to be downloaded to the **NEXYS2 Spartan3E** device.


#### 4-Bit Full Adder:-

#### VHDL code


```
### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### - ### -
```


#### RTL





#### Schematic







#### **Simulation**




#### 4-BIT COMPARATOR





#### schematic






#### RTL:-







#### Simulation




## DE\_MUX





### RTL






### Schematic





#### simulation



## Review Questions 1 bit comparator

```
entity COMPARATOR_1bit_20es062 is

Port ( A_062 : in STD_LOGIC;

B_062 : in STD_LOGIC;

X_062 : out STD_LOGIC;

Y_062 : out STD_LOGIC;

Z_062 : out STD_LOGIC;

end COMPARATOR_1bit_20es062;


architecture Behavioral of COMPARATOR_1bit_20es062 is begin

X_062 <= '1' when A_062 > B_062 else '0';


Y_062 <= '1' when A_062 < B_062 else '0';


Z_062 <= '1' when A_062 = B_062 else '0';


end Behavioral:
```




#### RTL and schematic











#### Simulation:-




#### 4 input multiplexer

```
entity MUX4_20es062 is
 Port (A_062: in STD_LOGIC;
     B_062: in STD_LOGIC;
     C_062: in STD_LOGIC;
     D_062: in STD_LOGIC;
     S_062 : in STD_LOGIC_VECTOR (1 downto 0);
     Y_062: out STD_LOGIC);
end MUX4_20es062;
architecture Behavioral of MUX4_20es062 is
begin
with S_062 select
Y_062 \le A_062 when "00",
    B_062 when "01",
    C 062 when "10",
    D_062 when others;
end Behavioral;
```

#### **RTL**





#### **Schematic**

