

Single cycle & Pipelined MIPS processor

Table of contents

Overview of MIPS

Single cycle:

Modules

simulation

Pipelined processor:

changed modules

extra registers

Simulation

Test bench






MIPS processor

MIPS processor is built on RISC (Reduced Instruction Set Architecture) and uses a limited amount of fixed length instructions, instructions do a single task, usually in a single cycle, and the downfalls of the slower speed is mitigated using pipelining.


Timeline



Single cycle



Schematic of SC MIPS



Modules

Instruction memory

Register memory

Data memory

Mux_5 bits, mux_32 bits

Alu

Sign extender

Control unit

Instruction fetch

Top level module



Instruction Memory

```
module instruction_mem(readaddr,instruction);
     input [31:0] readaddr;
     output reg [31:0] instruction;
     reg [7:0] mem[1023:0];
     always @(*) begin
         instruction={mem[readaddr],mem[readaddr+1],mem[readaddr+2],mem[readaddr+3]};
     end
10
11
     endmodule
```

Instruction Memory: test bench

```
module instruction_mem_tb();
     reg [31:0] readaddr;
     wire [31:0] instruction;
     integer i;
     instruction_mem m1(readaddr,instruction);
 6
     initial begin
         $readmemh("mem.dat",m1.mem);
 8
         readaddr=0;
 9
         #10;
10
         readaddr=4;
11
         #2 $stop;
12
     end
13
14
     endmodule
```

Register Memory

```
registerfile.v
     module registerfile(Readreg1,Readreg2,WriteReg,WriteData, RegWrite,ReadData1,ReadData2,clk);
     input clk,RegWrite;
     input [4:0] Readreg1, Readreg2, WriteReg;
     input [31:0] WriteData;
     output [31:0] ReadData1, ReadData2;
     //here we make the mem registers
     reg [31:0] regs file [31:0];
     assign ReadData1=regs file[Readreg1];
     assign ReadData2=regs file[Readreg2];
11
12
     always@(posedge clk) begin
13
         if(RegWrite) begin
14
             regs file[WriteReg]<=WriteData;</pre>
15
         end
     end
17
18
     endmodule
```

Data Memory


```
module data_memory(Addr,write_data,data_out,mem_read,mem_write,clk);
     'input [31:0] Addr,write_data;
     output reg [31:0] data_out;
     input mem_read,mem_write;
     input clk;
     reg [7:0] mem[1023:0];
     always @(posedge clk) begin
         if(mem_write)
11
         {mem[Addr], mem[Addr+1], mem[Addr+2], mem[Addr+3]}<=write_data;
12
     end
13
     always @(*) begin
14
         if(mem read)
15
         data_out<={mem[Addr], mem[Addr+1], mem[Addr+2], mem[Addr+3]};</pre>
     end
17
     endmodule
```

Data Memory: test bench

```
module data_memory_tb();
     reg [31:0] Addr,write_data;
     wire [31:0] data out;
     reg mem read, mem write;
     reg clk;
     //clk generation
     initial begin
         c1k=0;
         forever
         #1 clk=~clk;
11
     end
12
     data_memory md1(Addr,write_data,data_out,mem_read,mem_write,clk);
13
15
     initial begin
         $readmemh("mem2.dat",md1.mem);
17
         //test write operation
         mem write=1;
         mem_read=0;
         Addr=16;
21
         write data=$random;
22
         #10;
23
         //test read operation
         mem_write=0;
25
         mem read=1;
         Addr=4;
         #10;
         #2 $stop;
     end
```

Mux_32 bits

```
module mux2_1_32in(in0,in1,sel,out);
    input [31:0] in1,in0;
    input sel;
    output [31:0] out;
5
6
    assign out=(sel==1)?in1:in0;
                                                        mux2_1_32in:1
    endmodule
                                                          Mmux_out1
                                                                      Result(31:0)
                                      in0 (31:0)
                                                     Data0(31:0)
```




Mux_5 bits

```
module mux2_1_6in(in0,in1,sel,out);
   input [4:0] in1, in0;
   input sel;
   output [4:0] out;
6
    assign out=(sel==1)?in1:in0;
8
    endmodule
```

Arithmetic Logic Unit(ALU)

```
module alu(opcode,funct,a,b,aluresult,zero flag);
     input [5:0] opcode,funct;
     input signed [31:0] a,b;
     output reg signed [31:0] aluresult;
     output zero flag;
     always @(*) begin
         if(opcode==0 && funct=='h20)//add
         aluresult=a+b;
         else if(opcode=='h8)
                                    //addi
11
         aluresult=a+b;
         else if(opcode==0 && funct=='h22) //sub
         aluresult=a-b;
         else if(opcode==0 && funct=='h24) //and
         aluresult=a&b;
         else if(opcode==0 && funct=='h25) //or
         aluresult=a b;
         else if(opcode==0 && funct=='h2a) //slt
         aluresult=(a<b)?1:0;
         else if(opcode=='h23)
                                          //1w
         aluresult=a+b;
         else if(opcode=='h2b)
                                          //sw
         aluresult=a+b;
         else if(opcode=='h4) //beq
         aluresult=a-b;
         else
         aluresult=10;//dummyvalue
     end
     assign zero_flag=(aluresult==32'h0000)?1'b1:1'b0;
32
```






ALU (testbench)


```
module alu_tb();
     reg [5:0] opcode, funct;
     reg signed [31:0] a,b;
     wire signed [31:0] aluresult;
     wire zero_flag;
     alu a1(opcode,funct,a,b,aluresult,zero_flag);
                                                        a=$random;
     initial begin
                                                        b=$random;
         a = 200;
                                                        opcode=0;
11
         b=300;
                                                        funct='h25;//test or
12
         opcode=0;
                                                        #2
         funct='h20;//test add
                                                        a=50;
         #2
                                                        b=100;
         a=100;
                                                        opcode=0;
         b=-100;
                                                        funct='h2a;//test slt
         opcode=0;
                                                        #2
         funct='h22;//test sub
                                                        a=20;
                                                        b=30;
         #2
         a=100;
                                                        opcode='h2b;
         b=100;
                                                        funct=$random;//test sw
         opcode='h4;
                                                        #2
         funct=$random;//test beq
                                                        a = 80;
         #2
                                                        b=70;
         a=1000;
                                                        opcode='h23;
         b=50;
                                                        funct=$random;//test lw
         opcode='h8;
                                                        #10
         funct=$random;//test addi
                                                        $stop;
         #2
                                                   end
                                                    initial begin
         a=$random;
                                                        $monitor("a=%d b=%d aluresult=%d zero_flag=%h",a,b,aluresult,zero_flag);
         b=$random;
         opcode=0;
                                                    end
         funct='h24;//test and
         #2
         a=$random;
```

```
module extender(in,out,Extd);
input [15:0] in;
output reg [31:0] out;
input Extd;

always @(*) begin
if(Extd)
out={{16{in[15]}},in};
else
out={16'h0000,in};
end
end
endmodule
```

Sign Extender






Sign Extender: testbench

```
module extender_tb();
     reg [15:0] in;
     wire [31:0] out;
     reg Extd;
     integer i;
     extender ex1(in,out,Extd);
    initial begin
        for(i=0;i<99;i=i+1) begin
10 ▼
             in=$random;
11
12
             Extd=$random;
             #2;
         end
        #2 $stop;
     end
    initial begin
         $monitor("in=%b Extd=%b out=%b",in,Extd,out);
```

Control Unit (CU)

```
controlunit.v
       nodule control_unit (opcode,RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch);
      input [5:0] opcode;
     output reg RegDst;
      output reg RegWrite;
     output reg Extd;
      output reg Alusrc;
     output reg Memread;
     output reg Memwrite;
      output reg MemtoReg;
      output reg Jump;
     output reg branch;
      //controal signals decoding (control signal table)
      //here we write control signal table but notice that many don't care will replaced by 0
     //to ease simulation and avoid red signals which is confusing
      //at right is the most correct format
      always @(*) begin
          if(opcode==0)//Rtype
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b110000000;//9'b11x000000
          else if(opcode=='h8) //addi
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b011100000;//9'b011100000
          else if(opcode=='h23)//lw
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b011110100;//9'b011110100
          else if(opcode=='h2b)//sw
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b001101000;//9'bx01101x00
          else if(opcode=='h4)//beq
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b001000001;//9'bx01000x00
          else if(opcode=='h2) //jump
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b000000010;//9'bxxxx00010
          else //work R-type
          {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b110000000;//9'b11x000000
      end
Line 1, Column 1
```



Main Control Signals


Operation	RegDst	RegWrite	Extd	ALUSrc	MemRead	MemWrite	MemtoReg
R-type	1	1	X	0	0	0	0
ADDI	0	1	1	1	0	0	0
SLTI	0	1	1	1	0	0	0
ANDI	0	1	0	1	0	0	0
ORI	0	1	0	1	0	0	0
XORI	0	1	0	1	0	0	0
LW	0	1	1	1	1	0	1
SW	Х	0	1	1	0	1	х
BEQ	X	0	1	0	0	0	х
BNE	X	0	1	0	0	0	X


Two extra bits are added for the branch and jump controls

Instruction fetch (IF)

```
module instruction fetch(clk,pc,instruction_part,in_from_signextender,jump,branch,zero_flag,rst_n);
     input clk;
                                                             assign jump address2=jump address;
     input branch,zero flag,jump;//control signals
                                                             mux2_1_32in mux1(.in0(x1),.in1(alu_result),.sel(choice),.out(out mux1));
     input [31:0] in from signextender;
                                                             mux2 1 32in mux2(.in0(out mux1),.in1(jump address2),.sel(jump),.out(ns));
     input rst n;
     input [25:0] instruction_part;
                                                              //state memory
     output [31:0] pc;
                                                             always @(posedge clk or negedge rst_n) begin
                                                                  if(!rst n)
     //internal wires
                                                                  cs<=0:
     reg [31:0]x1;//cs+4
11
                                                                  else
     reg [27:0]x2;//28 bit
12
                                                                  cs<=ns;
     reg [31:0] jump_address;
13
                                                                                                      instruction fetch
                                                              end
     wire [31:0] jump_address2;
                                                             //output logic
     reg [31:0] alu result;
                                                              assign pc=cs;
     wire choice;
                                                                                           instruction_part(25:0)
                                                                                                                            pc(31:0)
     and (choice, branch, zero_flag);
17
                                                                                       n_from_signextender(31:0)
     wire [31:0] out mux1;
                                                                                                    branch
     // we will design fetch as moore FSM
     reg [31:0] cs;
21
     wire [31:0]ns;
     // next state logic
                                                                                                     jump
     always @(*) begin
                                                                                                     rst_n
         x1=cs+4;
         x2=instruction part[25:0]<<2;
                                                                                                  zero flag
         jump address={x1[31:28],x2};
         alu result=x1+(in from signextender<<2);</pre>
     end
                                                                                                      instruction fetch
```

Schematic of SC MIPS





Top level

```
module mips1(clk,rst_n);
     input clk;
     input rst_n;//to reset all
     //control signal declaration
     wire RegDst;
     wire RegWrite;
     wire Extd;
     wire Alusrc;
    wire Memread;
11
    wire Memwrite;
     wire MemtoReg;
     wire Jump;
     wire branch;
     //internal wires of fetch and instruction memory
     wire [31:0] readaddr;
     wire [31:0] instruction;
    //internal wire of registerfiles
     wire [4:0] Readreg1, Readreg2, WriteReg;
     wire [31:0] WriteDataregsf;
     //wire RegWrite;
     wire [31:0] ReadData1, ReadData2;
    //internal wire of alu
     wire [5:0]opcode, funct;
     wire [31:0] a,b,aluresult;
     wire zero_flag;
    //internal wires of signextender
     wire [15:0] in_signextendr;
     wire [31:0] out_signextender;
```





Top level(cont.)

```
wire [31:0] out signextender;
//internal wire of data memory
wire [31:0] ReadData;
//interconnections we could write it direct in instantiations but this is better for reading
                                                                      ,.zero flag(zero flag),.rst n(rst n));
assign opcode=instruction[31:26];
assign funct=instruction[5:0];
                                                                  instruction mem isntructionmemory(readaddr,instruction);
assign Readreg1=instruction[25:21];//rs
                                                                  registerfile regfile(Readreg1, Readreg2, WriteReg, WriteDataregsf, RegWrite, ReadData1, ReadData2, clk);
assign Readreg2=instruction[20:16];//rt
assign a=ReadData1;
                                                                  alu alublock(opcode,funct,a,b,aluresult,zero_flag);
assign in signextendr=instruction[15:0];
// blocks instantiation
control unit controll(opcode,RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch);
data memory datamemory(.Addr(aluresult),.write data(ReadData2),
    .data out(ReadData),.mem read(Memread),.mem write(Memwrite),.clk(clk));
mux2 1 32in mux datamemory(.in0(aluresult),.in1(ReadData),.sel(MemtoReg),.out(WriteDataregsf));
mux2 1 6in mux regs(.in0(instruction[20:16]),.in1(instruction[15:11]),.sel(RegDst),.out(WriteReg));
mux2 1 32in mux alu(.in0(ReadData2),.in1(out signextender),.sel(Alusrc),.out(b));
extender extender1(in_signextendr,out_signextender,Extd);
instruction fetch fetch(.clk(clk),.pc(readaddr),.instruction part(instruction[25:0]),
    .in from signextender(out signextender),.jump(Jump),.branch(branch)
```

,.zero flag(zero flag),.rst n(rst n));

Top level: testbench

```
module mips1_tb();
     reg clk;
     reg rst_n;
     mips1 mipso1(clk,rst_n);
     initial begin
         clk=0;
         forever
         #15 clk=~clk;
11
     end
12
     initial begin
         rst_n=0;
         $readmemh("mem.dat",mipso1.isntructionmemory.mem);//instructionmemory
         $readmemh("reg.dat",mipso1.regfile.regs file); //registerfiles
         $readmemh("mem2.dat",mipso1.datamemory.mem); //data memory
         #2 rst n=1;
         #2000 $stop;
```


Simulation instructions


0_ add s0 t1 t2 //ok	0x012A8020
4_addi s0 t1 0x0000001 //ok	0×21300001
8_sub s0 t1 t2 //ok	0x012A8022
I2_and s0 t1 t2 //ok	0x012A8024
16_or s0 t t2	0x012A8025
20_slt t0 s1 s2 //ok	0x0232402A
24_lw t0 0x0000000(s2) //ok	0×8E480000
28_sw t0 0x0000000(s1) // ok	0×AE280000
32_beq t2,t3,0x00000003 //ok	0×114B0003
36_Add s3,t1,t2	0×012A9820
40_Or s5 ,t0 ,t6	0×010EA825
44_And s4,t0,t6	0×010EA024
48_j 0x00000002 // ok	0×08000002


Simulation


Add-instructions

0 ns to 142 ns










Tuesday, February 2, 20XX Sample Footer Text




Tuesday, February 2, 20XX Sample Footer Text






- T		I				
₫-令 [25]	32'h0000011a	0000011a				
<u>+</u> /- [24]	32'h00000343	00000343				
. [23]	32'h00000022	00000022				
<u>+</u> - ♦ [22]	32'h00000001	0000001				
<u>+</u>	32'h00000bb5	00000bb5				
<u>+</u>	32'h00000ab4	00000ab4				
<u>+</u>	32'h00000044	00000044				
<u>+</u> [18]	32'h00000024	00000024				
<u> </u>	32'h00000012	00000012				
<u>+</u>	32'h00000057	00000011 (00000057				
.	32'h0000000d	000000d				
<u>+</u> - / [14]	32'h00000009	0000009				
.	32'h00000abc	00000abc				
· [12]	32'h00000025	00000025				
	32'h00000055	00000055				
- → [10]	32'h00000055	00000055				
		00000013				
⊕ 🔷 [8]	32'h34225544	000000a5 X00000001 34225\$44				
		00000000				
- - → [6]		00000000				
		00000000				
± - ♦ [4]		0000000				
± - ♦ [3]		00000000				
₫ - ♦ [2]		0000000				
⊕ - → [1]		0000000				
<u>+</u> - → [0]	32'h00000000	0000000				
△ 🐺 💿 Now	2002 ns	120 ns 140 ns 160 ns 180 ns 220 ns 220 ns 240 ns				
6 ∕ 9 Cursor 1	195 ns	195 ns				

Tuesday, February 2, 20XX Sample Footer Text





Simulation instructions


0_ADD \$s0 \$t1 \$t2	0x012A8020
4_ADDI \$s0 \$t1 0x0001	0×21300001
8_SUB \$s0 \$t1 \$t2	0x012A8022
	0x012A8024
I6_OR \$s0 \$t1 \$t2	0x012A8025
20_SLT \$t0 \$s1 \$s2	0x0232402A
24_LW \$t0 0x0000 \$s2	0×8E480000
28_SW \$t0 0x0000 \$s1	0×AE280000
32_BEQ \$t0 \$t1 0x0001	0×11090001
36_j 0x0000002	0×08000002
40_SUB \$s0 \$t1 \$t2	0×012A8022

DO-File (single cycle)

```
vlib work
vlog alu.v datamemory.v instruction_fetch.v instruction_memory.v mips_tb.v mips1.v mux2_1_6in.v mux2_1_32in.v registerfile.v signextender.v controlunit.v
vsim -voptargs=+acc work.mips1 tb
add wave *
add wave -position insertpoint \
sim:/mips1_tb/mipso1/RegWrite \
sim:/mips1_tb/mipso1/readaddr \
sim:/mips1_tb/mipso1/isntructionmemory/mem \
sim:/mips1_tb/mipso1/instruction \
sim:/mips1_tb/mipso1/Readreg1 \
sim:/mips1_tb/mipso1/Readreg2 \
sim:/mips1_tb/mipso1/WriteReg \
sim:/mips1_tb/mipso1/WriteDataregsf \
sim:/mips1_tb/mipso1/ReadData1 \
sim:/mips1_tb/mipso1/ReadData2 \
sim:/mips1_tb/mipso1/opcode \
sim:/mips1_tb/mipso1/funct \
sim:/mips1_tb/mipso1/a \
sim:/mips1_tb/mipso1/b \
sim:/mips1_tb/mipso1/aluresult \
sim:/mips1_tb/mipso1/zero_flag \
sim:/mips1_tb/mipso1/regfile/regs_file \
sim:/mips1_tb/mipso1/in_signextendr \
sim:/mips1_tb/mipso1/out_signextender \
sim:/mips1_tb/mipso1/RegDst \
sim:/mips1_tb/mipso1/RegWrite \
sim:/mips1_tb/mipso1/Extd \
sim:/mips1 tb/mipso1/Alusrc \
sim:/mips1 tb/mipso1/Memread \
sim:/mips1 tb/mipso1/Memwrite \
sim:/mips1 tb/mipso1/MemtoReg \
sim:/mips1 tb/mipso1/Jump \
sim:/mips1_tb/mipso1/branch \
sim:/mips1 tb/mipso1/datamemory/mem \
sim:/mips1 tb/mipso1/datamemory/data out
run -all
#quit -sim
```

File Edit Format View Help

|vlib work|
|vlib work|
|vlip -coveropt 3 +cover +acc alu.v datamemory.v instruction_fetch.v instruction_memory.v mips_tb.v mips_l.v mux2_1_6in.v mux2_1_32in.v registerfile.v signextender.v cont |
| vsim -coverage -vopt work.mips_tb -c -do "coverage save -onexit -directive -codeAll ReportCoverge.ucdb; run -all" |
|vcover report -html ReportCoverge.ucdb |
| duit -sim |



Report generated by Questa (ver: 2021.1) on (Friday 30 December 2022 21:52:44) with command line: vcover report -html ReportCoverge.ucdb



 \equiv

Search...

Hits

31


18

54

1179

1





references

Mips code converter: https://www.eg.bucknell.edu/~csci320/mips_web/

Mips green sheet.

Ahmed Saeed, PhD, SMIEEE lectures

Thank You

