

Single cycle & Pipelined MIPS processor



Table of contents

Overview of MIPS

Single cycle:

Modules

simulation

Pipelined processor:

changed modules

extra registers

Simulation

Test bench

References






MIPS processor

- MIPS processor is built on RISC (Reduced Instruction Set Architecture) and uses a limited amount of fixed length instructions, instructions do a single task, usually in a single cycle, and the downfalls of the slower speed is mitigated using pipelining.


Timeline





Single cycle

Schematic of SC MIPS



Modules

Instruction memory

Register memory

Data memory

Mux_5 bits , mux_32 bits

Alu

Sign extender

Control unit

Instruction fetch

Top level module

Instruction Memory

```
1 module instruction_mem(readaddr,instruction);  
2   input [31:0] readaddr;  
3   output reg [31:0] instruction;  
4  
5   reg [7:0] mem[1023:0];  
6  
7   always @(*) begin  
8       instruction={mem[readaddr],mem[readaddr+1],mem[readaddr+2],mem[readaddr+3]};  
9   end  
10  
11 endmodule
```


Instruction Memory: test bench

```
1 module instruction_mem_tb();
2   reg [31:0] readaddr;
3   wire [31:0] instruction;
4   integer i;
5   instruction_mem m1(readaddr,instruction);
6   initial begin
7       $readmemh("mem.dat",m1.mem);
8       readaddr=0;
9       #10;
10      readaddr=4;
11      #2 $stop;
12  end
13
14  endmodule
```

Register Memory

```
registerfile.v x
1 module registerfile(Readreg1,Readreg2,WriteReg,WriteData, RegWrite,ReadData1,ReadData2,clk);
2   input clk,RegWrite;
3   input [4:0] Readreg1,Readreg2,WriteReg;
4   input [31:0] WriteData;
5   output [31:0] ReadData1,ReadData2;
6   //here we make the mem registers
7   reg [31:0] regs_file [31:0];
8
9   assign ReadData1=regs_file[Readreg1];
10  assign ReadData2=regs_file[Readreg2];
11
12  always@(posedge clk) begin
13      if(RegWrite) begin
14          regs_file[WriteReg]<=WriteData;
15      end
16  end
17
18  endmodule
```

Data Memory


```
1 module data_memory(Addr,write_data,data_out,mem_read,mem_write,clk);
2   input [31:0] Addr,write_data;
3   output reg [31:0] data_out;
4   input mem_read,mem_write;
5   input clk;
6
7   reg [7:0] mem[1023:0];
8
9   always @(posedge clk) begin
10     if(mem_write)
11       {mem[Addr],mem[Addr+1],mem[Addr+2],mem[Addr+3]}<=write_data;
12   end
13   always @(*) begin
14     if(mem_read)
15       data_out<={mem[Addr],mem[Addr+1],mem[Addr+2],mem[Addr+3]};
16   end
17 endmodule
```

Data Memory: test bench

```
1 module data_memory_tb();
2   reg [31:0] Addr,write_data;
3   wire [31:0] data_out;
4   reg mem_read,mem_write;
5   reg clk;
6   //clk generation
7   initial begin
8     clk=0;
9     forever
10      #1 clk=~clk;
11  end
12  data_memory md1(Addr,write_data,data_out,mem_read,mem_write,clk);
13
14
15  initial begin
16    $readmemh("mem2.dat",md1.mem);
17    //test write operation
18    mem_write=1;
19    mem_read=0;
20    Addr=16;
21    write_data=$random;
22    #10;
23    //test read operation
24    mem_write=0;
25    mem_read=1;
26    Addr=4;
27    #10;
28    #2 $stop;
29  end
30
31 endmodule
```


Mux_32 bits

```
1 module mux2_1_32in(in0,in1,sel,out);  
2   input [31:0] in1,in0;  
3   input sel;  
4   output [31:0] out;  
5  
6   assign out=(sel==1)?in1:in0;  
7  
8 endmodule
```




Mux_5 bits

```
1 module mux2_1_6in(in0,in1,sel,out);  
2   input [4:0] in1,in0;  
3   input sel;  
4   output [4:0] out;  
5  
6   assign out=(sel==1)?in1:in0;  
7  
8   endmodule
```

Arithmetic Logic Unit(ALU)

```
1  module alu(opcode,funct,a,b,alurestult,zero_flag);
2  input [5:0] opcode,funct;
3  input signed [31:0] a,b;
4  output reg signed [31:0] alurestult;
5  output zero_flag;
6
7  always @(*) begin
8      if(opcode==0 && funct=='h20)//add
9          alurestult=a+b;
10     else if(opcode=='h8)          //addi
11         alurestult=a+b;
12     else if(opcode==0 && funct=='h22) //sub
13         alurestult=a-b;
14     else if(opcode==0 && funct=='h24) //and
15         alurestult=a&b;
16     else if(opcode==0 && funct=='h25) //or
17         alurestult=a|b;
18     else if(opcode==0 && funct=='h2a) //slt
19         alurestult=(a<b)?1:0;
20     else if(opcode=='h23)          //lw
21         alurestult=a+b;
22     else if(opcode=='h2b)          //sw
23         alurestult=a+b;
24     else if(opcode=='h4) //beq
25         alurestult=a-b;
26     else
27         alurestult=10;//dummyvalue
28 end
29
30 assign zero_flag=(alurestult==32'h0000)?1'b1:1'b0;
31
32 endmodule
```





ALU (testbench)

```
1 module alu_tb();
2   reg [5:0] opcode,funcnt;
3   reg signed [31:0] a,b;
4   wire signed [31:0] aluresult;
5   wire zero_flag;
6
7   alu a1(opcode,funcnt,a,b,aluresult,zero_flag);
8
9   initial begin
10     a=200;
11     b=300;
12     opcode=0;
13     funcnt='h20;//test add
14     #2
15     a=100;
16     b=-100;
17     opcode=0;
18     funcnt='h22;//test sub
19     #2
20     a=100;
21     b=100;
22     opcode='h4;
23     funcnt=$random;//test beq
24     #2
25     a=1000;
26     b=50;
27     opcode='h8;
28     funcnt=$random;//test addi
29     #2
30     a=$random;
31     b=$random;
32     opcode=0;
33     funcnt='h24;//test and
34     #2
35     a=$random;
36     b=$random;
37     opcode=0;
38     funcnt='h25;//test or
39     #2
40     a=50;
41     b=100;
42     opcode=0;
43     funcnt='h2a;//test slt
44     #2
45     a=20;
46     b=30;
47     opcode='h2b;
48     funcnt=$random;//test sw
49     #2
50     a=80;
51     b=70;
52     opcode='h23;
53     funcnt=$random;//test lw
54     #10
55     $stop;
56   end
57   initial begin
58     $monitor("a=%d b=%d aluresult=%d zero_flag=%h",a,b,aluresult,zero_flag);
59   end
60
61 endmodule
```



Sign Extender

```
1 module extender(in,out,Extd);
2   input [15:0] in;
3   output reg [31:0] out;
4   input Extd;
5
6   always @(*) begin
7     if(Extd)
8       out={{16{in[15]}},in};
9     else
10      out={16'h0000,in};
11   end
12
13 endmodule
```



Sign Extender: testbench

```
1 module extender_tb();
2   reg [15:0] in;
3   wire [31:0] out;
4   reg Extd;
5   integer i;
6
7   extender ex1(in,out,Extd);
8
9   initial begin
10     for(i=0;i<99;i=i+1) begin
11       in=$random;
12       Extd=$random;
13       #2;
14     end
15     #2 $stop;
16   end
17   initial begin
18     $monitor("in=%b Extd=%b out=%b",in,Extd,out);
19   end
20
21 endmodule
```



Control Unit (CU)

```
controlunit.v
1 module control_unit (opcode,RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch);
2
3 input [5:0] opcode;
4 output reg RegDst;
5 output reg RegWrite;
6 output reg ExtD;
7 output reg Alusrc;
8 output reg Memread;
9 output reg Memwrite;
10 output reg MemtoReg;
11 output reg Jump;
12 output reg branch;
13
14 //control signals decoding (control signal table)
15 //here we write control signal table but notice that many don't care will be replaced by 0
16 //to ease simulation and avoid red signals which is confusing
17 //at right is the most correct format
18
19 always @(*) begin
20     if(opcode==0)//Rtype
21     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b110000000;//9'b11x000000
22     else if(opcode=='h8) //addi
23     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b011100000;//9'b011100000
24     else if(opcode=='h23)//lw
25     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b011110100;//9'b011110100
26     else if(opcode=='h2b)//sw
27     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b001101000;//9'bx01101x00
28     else if(opcode=='h4)//beq
29     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b001000001;//9'bx01000x00
30     else if(opcode=='h2) //jump
31     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b000000010;//9'bxxxx00010
32     else //work R-type
33     {RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch}=9'b110000000;//9'b11x000000
34 end
35 endmodule
```



Main Control Signals

Operation	RegDst	RegWrite	Extd	ALUSrc	MemRead	MemWrite	MemtoReg
R-type	1	1	X	0	0	0	0
ADDI	0	1	1	1	0	0	0
SLTI	0	1	1	1	0	0	0
ANDI	0	1	0	1	0	0	0
ORI	0	1	0	1	0	0	0
XORI	0	1	0	1	0	0	0
LW	0	1	1	1	1	0	1
SW	X	0	1	1	0	1	X
BEQ	X	0	1	0	0	0	X
BNE	X	0	1	0	0	0	X


Two extra bits are added for the branch and jump controls

Instruction fetch (IF)


```


1 module instruction_fetch(clk,pc,instruction_part,in_from_signextender,jump,branch,zero_flag,rst_n);
2
3 input clk;
4 input branch,zero_flag,jump;//control signals
5 input [31:0] in_from_signextender;
6 input rst_n;
7 input [25:0] instruction_part;
8 output [31:0] pc;
9
10 //internal wires
11 reg [31:0] x1;//cs+4
12 reg [27:0] x2;//28 bit
13 reg [31:0] jump_address;
14 wire [31:0] jump_address2;
15 reg [31:0] alu_result;
16 wire choice;
17 and (choice,branch,zero_flag);
18 wire [31:0] out_mux1;
19
20 // we will design fetch as moore FSM
21 reg [31:0] cs ;
22 wire [31:0] ns;
23 // next state logic
24 always @(*) begin
25     x1=cs+4;
26     x2=instruction_part[25:0]<<2;
27     jump_address={x1[31:28],x2};
28     alu_result=x1+(in_from_signextender<<2);
29 end
30 assign jump_address2=jump_address;
31 mux2_1_32in mux1(.in0(x1),.in1(alu_result),.sel(choice),.out(out_mux1));
32 mux2_1_32in mux2(.in0(out_mux1),.in1(jump_address2),.sel(jump),.out(ns));
33
34 //state memory
35 always @(posedge clk or negedge rst_n) begin
36     if(!rst_n)
37         cs<=0;
38     else
39         cs<=ns;
40 end
41 //output logic
42 assign pc=cs;
43 endmodule

```



Schematic of SC MIPS





Top level

```
1 module mips1(clk,rst_n);
2
3   input clk;
4   input rst_n;//to reset all
5
6   //control signal declaration
7   wire RegDst;
8   wire RegWrite;
9   wire Extd;
10  wire Alusrc;
11  wire Memread;
12  wire Memwrite;
13  wire MemtoReg;
14  wire Jump;
15  wire branch;
16
17  //internal wires of fetch and instruction memory
18  wire [31:0] readaddr;
19  wire [31:0] instruction;
20
21  //internal wire of registerfiles
22  wire [4:0] Readreg1,Readreg2,WriteReg;
23  wire [31:0] WriteDataregs;
24
25  //wire RegWrite;
26  wire [31:0] ReadData1,ReadData2;
27
28  //internal wire of alu
29  wire [5:0]opcode,funct;
30  wire [31:0] a,b,alurest;
31  wire zero_flag;
32
33  //internal wires of signextender
34  wire [15:0] in_signextender;
35  wire [31:0] out_signextender;
```



Top level(cont.)

```
35 wire [31:0] out_signextender;
36
37 //internal wire of data memory
38 wire [31:0] ReadData;
39
40
41 //interconnections we could write it direct in instantiations but this is better for reading
42
43 assign opcode=instruction[31:26];
44 assign funct=instruction[5:0];
45 assign Readreg1=instruction[25:21]; //rs
46 assign Readreg2=instruction[20:16]; //rt
47 assign a=ReadData1;
48 assign in_signextendr=instruction[15:0];
49
50
51 //_____ blocks instantiation _____
52
53 control_unit controll(opcode,RegDst,RegWrite,Extd,Alusrc,Memread,Memwrite,MemtoReg,Jump,branch);
54
55 data_memory datamemory(.Addr(aluresult),.write_data(ReadData2),
56   .data_out(ReadData),.mem_read(Memread),.mem_write(Memwrite),.clk(clk));
57
58 mux2_1_32in mux_datamemory(.in0(aluresult),.in1(ReadData),.sel(MemtoReg),.out(WriteDataregs));
59
60 mux2_1_6in mux_regs(.in0(instruction[20:16]),.in1(instruction[15:11]),.sel(RegDst),.out(WriteReg));
61
62 mux2_1_32in mux_alu(.in0(ReadData2),.in1(out_signextender),.sel(Alusrc),.out(b));
63
64 extender extender1(in_signextendr,out_signextender,Extd);
65
66 instruction_fetch fetch(.clk(clk),.pc(readaddr),.instruction_part(instruction[25:0]),
67   .in_from_signextender(out_signextender),.jump(Jump),.branch(branch)
68   ,.zero_flag(zero_flag),.rst_n(rst_n));
69
68   ,.zero_flag(zero_flag),.rst_n(rst_n));
69
70 instruction_mem isinstructionmemory(readaddr,instruction);
71
72 registerfile regfile(Readreg1,Readreg2,WriteReg,WriteDataregs, RegWrite,ReadData1,ReadData2,clk);
73
74 alu alublock(opcode,funct,a,b,aluresult,zero_flag);
75
76
77 endmodule
```



Top level: testbench

```
1 module mips1_tb();
2   reg clk;
3   reg rst_n;
4   mips1 mips01(clk,rst_n);
5
6
7   initial begin
8     clk=0;
9     forever
10      #15 clk=~clk;
11   end
12
13   initial begin
14     rst_n=0;
15     $readmemh("mem.dat",mips01.isntructionmemory.mem); //instructionmemory
16     $readmemh("reg.dat",mips01.regfile.regs_file); //registerfiles
17     $readmemh("mem2.dat",mips01.datamemory.mem); //data memory
18     #2 rst_n=1;
19     #2000 $stop;
20   end
21
22 endmodule
```





Simulation instructions

0_add s0 t1 t2 //ok	0x012A8020
4_addi s0 t1 0x00000001 //ok	0x21300001
8_sub s0 t1 t2 //ok	0x012A8022
12_and s0 t1 t2 //ok	0x012A8024
16_or s0 t1 t2 //ok	0x012A8025
20_slt t0 s1 s2 //ok	0x0232402A
24_lw t0 0x00000000(s2) //ok	0x8E480000
28_sw t0 0x00000000(s1) // ok	0xAE280000
32_beq t2 ,t3 ,0x00000003 //ok	0x114B0003
36_Add s3,t1,t2	0x012A9820
40_Or s5 ,t0 ,t6	0x010EA825
44_And s4,t0,t6	0x010EA024
48_j 0x00000002 // ok	0x08000002


Add-instructions







Lw-instructions





Wave - Default

Search:


100 ns


Msgs	00	77	44	55	22	34	00	ef	cd	sh
[41]	8'h00									
[40]	8'h77									
[39]	8'h44									
[38]	8'h55									
[37]	8'h22									
[36]	8'h34									
[35]	8'h00									
[34]	8'h ef									
[33]	8'h cd									
[32]	8'h sh									





Branch and jump





Simulation instructions

0_ADD \$s0 \$t1 \$t2	0x012A8020
4_ADDI \$s0 \$t1 0x0001	0x21300001
8_SUB \$s0 \$t1 \$t2	0x012A8022
12_AND \$s0 \$t1 \$t2	0x012A8024
16_OR \$s0 \$t1 \$t2	0x012A8025
20_SLT \$t0 \$s1 \$s2	0x0232402A
24_LW \$t0 0x0000 \$s2	0x8E480000
28_SW \$t0 0x0000 \$s1	0xAE280000
32_BEQ \$t0 \$t1 0x0001	0x11090001
36_j 0x0000002	0x08000002
40_SUB \$s0 \$t1 \$t2	0x012A8022

DO-File (single cycle)

```
vlib work
vlog alu.v datamemory.v instruction_fetch.v instruction_memory.v mips_tb.v mips1.v mux2_1_6in.v mux2_1_32in.v registerfile.v signextender.v controlunit.v
vsim -voptargs=+acc work.mips1_tb
add wave *
add wave -position insertpoint \
sim:/mips1_tb/mips01/RegWrite \
sim:/mips1_tb/mips01/readaddr \
sim:/mips1_tb/mips01/isinstructionmemory/mem \
sim:/mips1_tb/mips01/instruction \
sim:/mips1_tb/mips01/Readreg1 \
sim:/mips1_tb/mips01/Readreg2 \
sim:/mips1_tb/mips01/WriteReg \
sim:/mips1_tb/mips01/WriteDataregs \
sim:/mips1_tb/mips01/ReadData1 \
sim:/mips1_tb/mips01/ReadData2 \
sim:/mips1_tb/mips01/opcode \
sim:/mips1_tb/mips01/funct \
sim:/mips1_tb/mips01/a \
sim:/mips1_tb/mips01/b \
sim:/mips1_tb/mips01/alurestult \
sim:/mips1_tb/mips01/zero_flag \
sim:/mips1_tb/mips01/regfile/regs_file \
sim:/mips1_tb/mips01/in_signextendr \
sim:/mips1_tb/mips01/out_signextender \
sim:/mips1_tb/mips01/RegDst \
sim:/mips1_tb/mips01/RegWrite \
sim:/mips1_tb/mips01/ExtD \
sim:/mips1_tb/mips01/Alusrc \
sim:/mips1_tb/mips01/Memread \
sim:/mips1_tb/mips01/Memwrite \
sim:/mips1_tb/mips01/MemtoReg \
sim:/mips1_tb/mips01/Jump \
sim:/mips1_tb/mips01/branch \
sim:/mips1_tb/mips01/datamemory/mem \
sim:/mips1_tb/mips01/datamemory/data_out
run -all
#quit -sim
```

File Edit Format View Help

```
vlib work
vlog -coveropt 3 +cover +acc alu.v datamemory.v instruction_fetch.v instruction_memory.v mips_tb.v mips1.v mux2_1_6in.v mux2_1_32in.v registerfile.v signextender.v cont
vsim -coverage -vopt work.mips1_tb -c -do "coverage save -onexit -directive -codeAll ReportCoverge.ucdb; run -all"
vcover report -html ReportCoverge.ucdb
#quit -sim
```

Questa Coverage Report Summary

Search...



mips1_tb (83.44%)

Instance Coverage Summary (83.44%)



Coverage Type ↑	Bins	Hits	
Search...	Search...	Search...	Search...
Branches	39	37	
Conditions	21	18	
Expressions	1	1	
Statements	58	57	
Toggles	1662	638	

Design Units Coverage Summary (84.72%)



Coverage Type ↑	Bins	Hits	
Search...	Search...	Search...	Search...
Branches	33	31	
Conditions	21	18	
Expressions	1	1	
Statements	55	54	
Toggles	2574	1179	



references

Mips code converter : https://www.eg.bucknell.edu/~csci320/mips_web/

Mips green sheet.

Ahmed Saeed, PhD, SMIEEE lectures

Thank You

