


regArr	8'h00 8'h00 ...	00 00 00 00 00 00 00 00 09 07 19 14 00 20 81 0a 3c
[15]	8'h00	00
[14]	8'h00	00
[13]	8'h00	00
[12]	8'h00	00
[11]	8'h00	00
[10]	8'h00	00
[9]	8'h00	00
[8]	8'h09	09
[7]	8'h07	07
[6]	8'h19	19
[5]	8'h14	14
[4]	8'h00	00
[3]	8'h20	20
[2]	8'h81	81
[1]	8'h0a	0a
[0]	8'h3c	3c

Register file



[illegible]

Verification Succeeded

Reference: Ref:/WORK/SYS_TOP

Implementation: Imp:/WORK/SYS_TOP

✓ 0. Guid.

✓ 1. Ref.

✓ 2. Impl.

3. Setup

4. Match

5. Verify

6. Debug

Failing Points	Passing Points	Aborted Points	Unverified Points	Probe Points	Analyses	Loops
----------------	----------------	----------------	-------------------	--------------	----------	-------

	Type	Reference	Size	Implementation	Size	+/-
1	DFF	AW/ALU_OUT_reg[0]		AW/ALU_OUT_reg[0]		
2	DFF	AW/ALU_OUT_reg[10]		AW/ALU_OUT_reg[10]		
3	DFF	AW/ALU_OUT_reg[11]		AW/ALU_OUT_reg[11]		
4	DFF	AW/ALU_OUT_reg[12]		AW/ALU_OUT_reg[12]		
5	DFF	AW/ALU_OUT_reg[13]		AW/ALU_OUT_reg[13]		
6	DFF	AW/ALU_OUT_reg[14]		AW/ALU_OUT_reg[14]		
7	DFF	AW/ALU_OUT_reg[15]		AW/ALU_OUT_reg[15]		
8	DFF	AW/ALU_OUT_reg[1]		AW/ALU_OUT_reg[1]		
9	DFF	AW/ALU_OUT_reg[2]		AW/ALU_OUT_reg[2]		
10	DFF	AW/ALU_OUT_reg[3]		AW/ALU_OUT_reg[3]		
11	DFF	AW/ALU_OUT_reg[4]		AW/ALU_OUT_reg[4]		

of Passing Points: 360

Display names: ☐ Original ☒ Mapped

 Analyze

Analyze Selected Points

Filter:

Get Loop Data

Log	Errors	Warnings	History	Last Command
-----	--------	----------	---------	--------------

Formality (verify)>

Ready

Shell State: verify



```
# ----- 1) WE RECEIVE COMMAND -----
# RX_Done:Time=6270822100 P_DATA_reg=000000dd and---> Expected=000000dd
#
# synchronizer_Done:Time=6270830000 out=11011101 and---> Expected=11011101
#
# ----- 2) WE RECEIVE FUN -----
# RX_Done:Time=6281238700 P_DATA_reg= 2 and---> Expected= 2
#
# synchronizer_Done:Time=6281246000 out=00000010 and---> Expected=00000010
#
# ----- 3) here we check alu_operation through golden model -----
# ALU_Done:Time=6281248000 DATA= 500 and---> Expected= 500
#
# ----- 4) here we check that data moved from ALU to FIFO -----
# FIFO_Done:Time=6281252000 DATA= 500 and---> Expected= 500
#
# ----- 5) here we check that Data is sent through TX -----
# TX_DONE:Time=6293299800 DATA=11110100 and---> Expected=11110100
#
# TX_DONE:Time=6293299800 parity=0 and---> Expected=0
#
# TX_DONE:Time=6303716200 DATA=1 and---> Expected=1
#
# TX_DONE:Time=6303716200 parity=0 and---> Expected=0
#
# *****
# *****
# -----ALU_Operation_command_with_No_operand ---/config/--- parity_enable=1 ,parity_type=1
#
# ----- 1) WE RECEIVE COMMAND -----
# RX_Done:Time=6314224800 P_DATA_reg=000000dd and---> Expected=000000dd
#
# synchronizer_Done:Time=6314232000 out=11011101 and---> Expected=11011101
#
# ----- 2) WE RECEIVE FUN -----
# RX_Done:Time=6324641400 P_DATA_reg= 3 and---> Expected= 3
#
# synchronizer_Done:Time=6324648000 out=00000011 and---> Expected=00000011
#
# ----- 3) here we check alu_operation through golden model -----
# ALU_Done:Time=6324650000 DATA= 5 and---> Expected= 5
#
# ----- 4) here we check that data moved from ALU to FIFO -----
# FIFO_Done:Time=6324654000 DATA= 5 and---> Expected= 5
```

**TB IS SELF CHECKING
INCLUDING ALL
CASES ALSO 4
CONFIG WITH ALL
POSSIBLE INPUTS**