




SPI PROJECT



Master

Slave



OCTOBER 16, 2022

KAREEM YAHIA MOHAMED MOHAMED

1-SPI CODE

```
File Edit Selection Find View Goto Tools Project Preferences Help
spi.v ram.v spiWrapper.v Project_tb.v
1 module spi_slave(MOSI,MISO,SS_n,clk,rst_n,tx_data,tx_valid,rx_data,rx_valid);
2   parameter IDLE=3'b000;
3   parameter CHK_CMD=3'b001;
4   parameter WRITE=3'b010;
5   parameter READ_ADD=3'b011;
6   parameter READ_DATA=3'b100;
7
8
9   input MOSI;
10  input [7:0] tx_data;
11  input SS_n,clk,rst_n,tx_valid;
12  output reg MISO;
13  output reg rx_valid;
14  output reg [9:0] rx_data;
15
16  reg[3:0] counter,i; //both are counters but i is counter for rd_data only
17  reg [2:0] cs, ns;
18  reg flag;
19  reg tx_validflag;
20  wire [7:0] temp;
21
22  //ns logic
23  always @ (*) begin
24    case (cs)
25      IDLE:
26        if(!SS_n)
27          ns=CHK_CMD;
28        else
29          ns=IDLE;
30      CHK_CMD:
31        if(SS_n==0 && MOSI==0)
32          ns=WRITE;
33        else if(SS_n==0 && MOSI==1 && flag==0 )
34          ns=READ_ADD;
35        else if(SS_n==0 && MOSI==1 && flag==1)
36          ns=READ_DATA;
37        else
38          ns=IDLE;
39      WRITE:
40        if(SS_n)
41          ns=IDLE;
42        else
43          ns=WRITE;
44      READ_ADD:
45        if(SS_n)
46          ns=IDLE;
47        else
48          ns=READ_ADD;
49      READ_DATA:
50        if(SS_n)
51          ns=IDLE;
52        else
53          ns=READ_DATA;
54      default :
55        ns=IDLE;
56    endcase
57  end
58
59  // state memory
```

```

File Edit Selection Find View Goto Tools Project Preferences Help
spl.v x ram.v x spiWrapper.v x Project_tb.v x
58
59 // state memory
60 always @(posedge clk or negedge rst_n) begin
61     if(~rst_n) begin
62         cs<=IDLE;
63         flag<=0;
64     end
65     else begin
66         cs<=ns;
67         if(ns==READ_ADD)
68             flag<=1;
69         else if(ns==READ_DATA)
70             flag<=0;
71     end
72 end
73
74 // output logic
75 always @(posedge clk) begin
76     case (cs)
77         IDLE:{tx_validflag,i,counter,rx_data,rx_valid,MISO}<=0;
78         CHK_CMD:
79             {tx_validflag,i,counter,rx_data,rx_valid,MISO}<=0;
80         WRITE:begin
81             rx_data<={rx_data[8:0],MOSI};
82             if(counter==9) begin
83                 rx_valid<=1;
84                 counter<=0;
85             end
86             else
87                 rx_valid<=0;
88                 MISO<=0;
89                 counter<=counter+1'b1;
90         end
91         READ_ADD:begin

```

```

90         end
91     READ_ADD:begin
92         rx_data<={rx_data[8:0],MOSI};
93         if(counter==9) begin
94             rx_valid<=1;
95             counter<=0;
96         end
97         else
98             rx_valid<=0;
99             MISO<=0;
100             counter<=counter+1'b1;
101         end
102     READ_DATA:
103         begin
104             rx_data<={rx_data[8:0],MOSI}; //convert from series to parallel
105             if(counter==9) begin
106                 rx_valid<=1;
107                 counter<=0;
108             end
109             else
110                 rx_valid<=0;
111                 counter<=counter+1'b1;
112                 if(tx_valid)
113                     tx_validflag<=1;
114                 if(tx_validflag)begin// here we convert from parallel to series
115                     MISO<=temp[7-i];
116                     if(i==7)
117                         i<=0;
118                     i<=i+1'b1;
119                 end
120                 else
121                     MISO<=0;
122             end
123         default :{tx_validflag,rx_data,rx_valid,MISO}<=0;
124         endcase
125     end
126     assign temp=tx_data;
127 endmodule

```

2-RAM CODE

```
1 module ram(din,rx_valid,clk,rst_n,dout,tx_valid);
2   parameter MEM_DEPTH=256;
3   parameter ADDR_SIZE=8;
4
5   input [9:0] din;
6   input rx_valid,clk,rst_n;
7   output reg [7:0] dout;
8   output tx_valid;
9
10  reg [7:0] mem [255:0];
11
12  reg [ADDR_SIZE-1:0] wr_addr;
13  reg [ADDR_SIZE-1:0] rd_addr;
14
15
16
17  always @(posedge clk or negedge rst_n) begin
18    if(!rst_n)
19      dout<=0;
20    else begin
21      if(rx_valid) begin
22        if(din[9:8]==2'b00)
23          wr_addr<=din[7:0];
24        else if(din[9:8]==2'b01)
25          mem[wr_addr]<=din[7:0];
26        else if(din[9:8]==2'b10)
27          rd_addr<=din[7:0];
28        else if(din[9:8]==2'b11)
29          dout<=mem[rd_addr];
30      end
31    end
32  end
33  assign tx_valid=(din[9:8]==2'b11 && rx_valid==1)? 1'b1:1'b0;
34
35 endmodule
```

Line 1, Column 1

3-SPI Wrapper

```
spl.v      ram.v      spiWrapper.v      Project_tb.v
1 module spi_wrapper(MOSI,MISO,SS_n,clk,rst_n);
2   input clk,rst_n,MOSI,SS_n;
3   output MISO;
4   wire [9:0] rx_data_z;
5   wire rx_valid_z;
6   wire [7:0] tx_data_z;
7   wire tx_valid_z;
8
9   //spi_slave s1(MOSI,MISO,SS_n,clk,rst_n,tx_data_z,tx_valid_z,rx_data_z,rx_valid_z);
10  //ram r1(rx_data_z,rx_valid_z,clk,rst_n,tx_data_z,tx_valid_z);
11  spi_slave s1(.MOSI(MOSI),.MISO(MISO),.SS_n(SS_n),.clk(clk),.rst_n(rst_n),.tx_data(tx_data_z),.tx_valid(tx_valid_z),.rx_data(rx_data_z),.rx_valid(rx_valid_z));
12  ram r1(.din(rx_data_z),.rx_valid(rx_valid_z),.clk(clk),.rst_n(rst_n),.dout(tx_data_z),.tx_valid(tx_valid_z));
13
14
15
16 endmodule
```



4-Project testbench

```
1 module project_tb();
2
3   reg MOSI;
4   reg SS_n,clk,rst_n;
5   wire MISO;
6   integer i;
7
8   spi_wrapper F(MOSI,MISO,SS_n,clk,rst_n);
9
10  initial begin
11      clk=0;
12      forever
13          #1 clk=~clk;
14  end
15
16  initial begin
17      $readmemh("mem.dat",F.r1.mem);
18      SS_n=1;
19      rst_n=0;
20      #2 rst_n=1;
21      for(i=0;i<5;i=i+1) begin
22          #2;
23          SS_n=0; //test write
24          #2 MOSI=0;
25          #2 MOSI=0;
26          #2 MOSI=0;
27          repeat (8)
28              #2 MOSI=$random;
29          #2 SS_n=1;
```


```
29      #2 SS_n=1;
30      #2 SS_n=0; //test write
31      #2 MOSI=0;
32      #2 MOSI=0;
33      #2 MOSI=1;
34      repeat (8)
35          #2 MOSI=$random;
36      #2 SS_n=1;
37
38      #2 SS_n=0; //test read
39      #2 MOSI=1;
40      #2 MOSI=1;
41      #2 MOSI=0;
42      repeat (8)
43          #2 MOSI=$random;
44      #2 SS_n=1;
45      #2 SS_n=0;
46      #2 MOSI=1;
47      #2 MOSI=1;
48      #2 MOSI=1;
49      repeat (8)
50          #2 MOSI=$random;
51      repeat (8)
52          #2 MOSI=$random; //MOSI Here is dummy we just want to wait 8 cycles
53      #2 SS_n=1;
54  end
55
56  #2 $stop;
57  end
58
59 endmodule
```

Line 1, Column 1


Snippets for write operation




- Mem[126]=da;
- Write operation is done;





Snippets for read operation




address read=8'hb4=8'd180






ISE Snippets

1-RAM



Design Summary (Synthesized)

ram (RTL3)



2-SPI

