


# SPI PROJECT







OCTOBER 16, 2022
KAREEM YAHIA MOHAMED MOHAMED

### 1-SPI CODE

```
File Edit Selection Find View Goto Tools Project Preferences Help
 // state memory
always @(posedge clk or negedge rst_n) begin
  if(~rst_n) begin
            cs<=IDLE;
           flag<=0;
             cs<=ns;
if(ns==READ_ADD)
             flag<=1;
else if(ns==READ_DATA)</pre>
             flag<=0;
         always @ (posedge clk) begin case (cs)
           IDLE:{tx_validflag,i,counter,rx_data,rx_valid,MISO}<=0;</pre>
                     {tx_validflag,i,counter,rx_data,rx_valid,MISO}<=0;
           WRITE:begin
                        rx_data<={rx_data[8:0],MOSI};
if(counter==9) begin
rx_valid<=1;</pre>
                          rx valid<=0;
                          MISO<=0;
counter<=counter+1'b1;
               end
```

```
READ_ADD:begin
             rx_data<={rx_data[8:0],MOSI};</pre>
             if(counter==9) begin
             rx_valid<=1;
             counter<=0;
             rx_valid<=0;
             MISO<=0;
             counter<=counter+1'b1;
    READ_DATA:
            begin
              rx_data<={rx_data[8:0],MOSI}; //convert from series to parallel</pre>
              if(counter==9) begin
              rx_valid<=1;
              counter<=0;
              end
              rx_valid<=0;
              counter<=counter+1'b1;
              if(tx valid)
              tx_validflag<=1;
              if(tx_validflag)begin// here we convert from parallel to series
              MISO<=temp[7-i];
if(i==7)
              i<=i+1'b1;
              MISO<=0;
    default :{tx_validflag,rx_data,rx_valid,MISO}<=0;</pre>
    endcase
assign temp=tx_data;
```

#### 2-RAM CODE

```
ram.v
module ram(din,rx_valid,clk,rst_n,dout,tx_valid);
parameter MEM_DEPTH=256;
parameter ADDR_SIZE=8;
input [9:0] din;
input rx_valid,clk,rst_n;
output reg [7:0] dout;
output tx_valid;
reg [7:0] mem [255:0];
reg [ADDR_SIZE-1:0] wr_addr;
reg [ADDR_SIZE-1:0] rd_addr;
always @(posedge clk or negedge rst_n) begin
     if(!rst_n)
     dout<=0;
          if(rx_valid) begin
if(din[9:8]==2'b00)
wr_addr<=din[7:0];
                else if(din[9:8]==2'b01)
                mem[wr_addr]<=din[7:0];</pre>
                else if(din[9:8]==2'b10)
rd_addr<=din[7:0];
else if(din[9:8]==2'b11)
                dout<=mem[rd_addr];</pre>
assign tx_valid=(din[9:8]==2'b11 && rx_valid==1)? 1'b1:1'b0;
```

## 3-SPI Wrapper

# 4-Project testbench

```
produle project_tb();

reg MOSI;
reg MOSI;
reg SS_n,clk,rst_n;
wire MISO;
integer i;

spi_wrapper F(MOSI,MISO,SS_n,clk,rst_n);

initial begin
clk=0;
forever
if initial begin

forever
if initial begin


foreven
if initial begin


freadmem("mem.dat",F.r1.mem);

SS_n=1;
for(i=0;i<5;i=i+1) begin


#2 rst_n=0;
#2;
SS_n=0; //test write
#2 MOSI=0;
#2 MOSI=0;
#2 MOSI=0;
#2 MOSI=0;
#2 repeat (8)
#2 MOSI=5random;
#2 SS_n=1;
#2 SS_n=1;</pre>
```

## Snippets for write operation







- Mem[126]=da;
- Write operation is done;





## Snippets for read operation



#### address read=8'hb4=8'd180









# ISE Snippets

### 1<u>-RAM</u>





### <u>2-SPI</u>

