

#### Top module Sequences ' RAM ENV Main ENV Coverage Coverage Scoreboard Seq Scoreboard Collector Collector Item Agent Agent Sequencer Monitor Monitor Driver Virtual Interface Virtual Interface Virtual Interface SPI Interface **RAM Interface** Wrapper **DUT RAM DUT SPI**

# SPI wrapper

#### Verification plan:

- 1- Check reset and the values at first state.
- 2- Generate all possible real scenarios like write then read address then read data or read address then write then read data ....
- 3- Check reset with all possible values of inputs to make sure that reset has the priority.
- 4- Outputs rx\_valid,rx\_data MISO (check functionality).
- 5- Accept all possible values of rx\_data
- 6- Accept all possible values of tx\_data
- 7- control of SS\_n to generate valid scenarios.
- 8- control of rx\_valid with constraints to generate valid scenarios.
- 9- control of tx\_valid with constraints to generate valid scenarios
- 10- Check MISO with if it correct or not
- 11- Check FSM in SPI with all transitions.
- 12- Check no invalid scenarios in the design.
- 13- Counters for error and correct values

#### **Verification documents**


Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
SPI_1	FSM IN IDEAL and ss_n=1	Randomization with no constraint	add cover_point for rst_n to come back to ideal	Output Checked against golden model
SPI_2	FSM in write address mode	randomization with constraint to mosi to have the pattern 0 0 0 in conseqtive 3 cycles and then mosi serial data is randomized	add cross bin for cross coverage of in1 & in2 & in3 representing the pattern of mosi	output checked against golden modelassertion is used to test that when rx_valid rises which means data is ready to be sent rx_data will be the parallel conversion of the past 10 mosi inputs(serial to parallel conversion)
SPI_3	FSM in write data mode	Randomization under that in1 and in2 should be equal as control signal must followd by bit equal to it for example 0 for write then 00 for write address also 0 and then 01 for write data also constraint to mosi to have the patterns of read address before read data which means he cann't override address from constraints	add cross bin for cross coverage of in1 & in2 & in3 representing the pattern of mosi	output checked against golden modelassertion is used to test that when rx_valid which means data is ready to be sent rx_data is the parallel conversion of the past 10 mosi inputs (serial to parallel test)
SPI_4	FSM in read address mode	randomization under that in1 and in2 should be equal also constraint to mosi to have the pattern 1 1 0 in no. other constraint	add cross bin for cross coverage of in1 & in2 & in3 representing the pattern of mosi	output checked against golden model assertion is used to test that when rx_valid which means data is ready to be sent rx_data is the parallel conversion of the past 10 mosi inputs (serial to parallel test)

SPI_5	FSM in read data mode	randomization under that in1 and in2 should be equal no other constraint also there is a constraint to control the mosi pattern as 1 1 0 must be followd be 1 1 1 eventually by adding flag and post randomize function .as spi memorize read address and fsm will go automatically to read data mode after read address mode unlike write also add constraint to make spi go through 8 dummy cycles throught read data state to wait data to come back from memory	add cross bin for cross coverage of in1 & in2 & in3 representing the pattern of mosi	output checked against golden model.assertion is used to test that when tx_valid rises which means data to be read is ready in memory the miso output will be the serial conversion of tx_data (parallel to serial test)
SPI_6	CHECK reset	randomize rst_n with constraint to be 2% asserted and 98% not active	coverage point reset	output checked against golden model assertion property (check_rst_n) is used

overall I made assertions to (1) check that rx\_valid && tx\_valid never asserted if SS\_n=1 (end of communication)


//also MISO ==0 (2)we check that when SS\_n=0 (start of communication ) then most must follow these patterns

//if most=0 for writing then after it 00 or 01



#### Due to some counter problems

# 1. Output of design in not working at all



### 2- first counter bug

```
always @(posedge clk or negedge SS_n) begin
  if ((cs == WRITE) || (cs == READ_ADD) || (cs == READ_DATA)) begin
    PO <= {PO[8:0], MOSI};
    state_count <= state_count + 1;

  if (state_count == 10) begin
    rx_data <= PO;
    state_count <= 0;
  end</pre>
```

state count should stop at 9 not 10

# first counter bug (after edit)

```
always @(posedge clk or negedge SS n) begin
    if ((cs == WRITE) | (cs == READ_ADD) | (cs == READ_DATA)) begin
        rx_data <= {rx_data[8:0], MOSI};</pre>
        if (state count == 9) begin
             state_count <= 0;</pre>
        end
         state count <= state count + 1;</pre>
    end
    if (rx data[9:8] == 2'b11 && temp) begin
        MISO <= temp[7-final count];</pre>
        final count <= final count + 1;</pre>
        if (final count == 9)
        final count <= 0;</pre>
    end
end
```

### 3. Second counter bug

```
66
                  MISO<=0;
67
                  if ( (tx_valid | tx_valid_flag) && (cs == READ_DATA) ) begin
68
                       tx_valid_flag<=1;</pre>
                       MISO <= temp[7-final_count];</pre>
69
                       final count <= final count + 1;</pre>
70
                       if (final_count == 9) begin
71
                           final_count <= 0;</pre>
72
                           tx valid flag<=0;
73
74
                       end
75
                  end
```


Final counter should stop at 7 as it's 8 cycles

## 3. Second counter bug (after edit)

```
tx_valid_flag<=1;
MISO <= temp[7-final_count];
final_count <= final_count + 1;
if (final_count == 7) begin
    final_count <= 0;
    tx_valid_flag<=0;
end</pre>
```

### 4. PIPLING RX\_data cause extreme errors

Also not adding else statement to make rx\_data return 0



# 5. Counter continue to increase even if state is ideal as no stopping condition adder

```
always @(posedge clk or negedge SS_n) begin
  if ((cs == WRITE) || (cs == READ_ADD) || (cs == READ_DATA)) begin
    PO <= {PO[8:0], MOSI}; state_count <= state_count + 1;
    if (state_count == 10) begin
        rx_data <= PO; state_count <= 0;
    end
end
if (rx_data[9:8] == 2'b11 && temp) begin
    SO <= temp[7-final_count];
    final_count <= final_count + 1;
    if (final_count == 10)
        final_count <= 0;
end
end</pre>
```


# 6. Sensitivity list doesn't depend on SS\_n

```
always @(posedge clk or negedge SS_n) begin
  if ((cs == WRITE) || (cs == READ_ADD) || (cs == READ_DATA)) begin
    PO <= {PO[8:0], MOSI}; state_count <= state_count + 1;
    if (state_count == 10) begin
        rx_data <= PO; state_count <= 0;
    end
end
if (rx_data[9:8] == 2'b11 && temp) begin
    SO <= temp[7-final_count];
    final_count <= final_count + 1;
    if (final_count == 10)
        final_count <= 0;
end
end</pre>
```

### BUG 4 & 5 & 6 After Edited

```
always @(posedge clk) begin
  if ((cs == WRITE) || (cs == READ_ADD) || (cs == READ_DATA)) begin
    rx_data <= {rx_data[8:0], MOSI};
    if (state_count == 9) begin
        state_count <= 0;
        rx_valid <= 1;
    end
    else begin
        rx_valid <= 0;
        state_count <= state_count + 1;
    end</pre>
```

# 7- not adding flag to be zero after rst\_n cause problems




# 7- not adding flag to be zero after rst\_n cause problems

```
always @(posedge clk or negedge rst_n) begin
   if (!rst_n)
      cs <= IDLE;
   else
      cs <= ns;
end</pre>
```

# 7- not adding flag to be zero after rst\_n cause problems (after edited)

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        flag_rd=0;
        cs <= IDLE;
    end
    else
        cs <= ns;
end</pre>
```

# 8-Serious bug (NO MISO Still)




### 8-Serious bug

```
always @(posedge clk or negedge SS_n) begin
             if ((cs == WRITE) | (cs == READ ADD) | (cs == READ DATA)) begin
39
                 PO <= {PO[8:0], MOSI}; state_count <= state_count + 1;
40
                 if (state_count == 10) begin
41
                 rx data <= PO; state count <= 0;
42
43
                 end
44
            end
                (rx_data[9:8] == 2'b11 && temp) begin
45
46
                 SO <= temp[7-final_count];</pre>
                 final_count <= final_count + 1;</pre>
47
48
                 if (final_count == 10)
                 final count <= 0;</pre>
49
50
             end
51
         end
```


# After editing

```
always @(posedge clk) begin
    if ((cs == WRITE) | (cs == READ_ADD) | (cs == READ_DATA)) begin
        rx_data <= {rx_data[8:0], MOSI};</pre>
        if (state count == 9) begin
            state count <= 0;</pre>
            rx valid <= 1;
        end
        else begin
            rx valid <= 0;
            state_count <= state_count + 1;</pre>
        end
                                                                 Edited part
    end
    else begin
        rx valid<=0;
        state count <= 0;
        MISO<=0;
        if ( (tx_valid || tx_valid_flag) ) begin
            tx valid flag<=1;</pre>
            MISO <= temp[7-final_count];</pre>
            final count <= final count + 1;</pre>
            if (final_count == 7) begin
                final_count <= 0;
                tx_valid_flag<=0;
            end
        end
        else begin
            tx valid flag<=0;</pre>
            final_count <= 0;</pre>
        end
end
```

# 9- Serious bug.. (rx valid always wrong)



### 9- Serious bug




#### After edited

```
always @(posedge clk) begin
    if ((cs == WRITE) | (cs == READ_ADD) | (cs == READ_DATA)) begin
        rx_data <= {rx_data[8:0], MOSI};</pre>
        if (state_count == 9) begin
             state count <= 0;</pre>
             rx valid <= 1;</pre>
        end
        else begin
             rx_valid <= 0;</pre>
             state count <= state count + 1;</pre>
        end
    end
    else begin
        rx valid<=0;
        state count <= 0;</pre>
    end
        MISO<=0;
```

We cancelled the past block and add rx\_valid in always block with counters

# Finally MISO Worked



# **SPI Wrapper Transcript**

```
O my_test.sv(53) @ 30002: uvm_test_top [run_phase] welcome to uvm
O verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 30002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phas
O SPI_scoreboard.sv(53) @ 30002: uvm_test_top.env.score_board [run_phase] totall successgul transaction= 15001
O SPI_scoreboard.sv(54) @ 30002: uvm_test_top.env.score_board [run_phase] totall error transaction= 0
```

### Coverage

- O ASSERTION 100%
- O CODE COVERAGE 100%
- Functional coverage 100%

Please see reports in zip file

