Digital Design Diploma

Assignment 2

Combinational & Sequential Logic Design

| Name | كريم حسن عاطف علي | | | | | |
|-------|-------------------|--|--|--|--|--|
| Group | G2 | | | | | |

Submitted to: Eng. Kareem Waseem

1) N-bit Parameterized Opcode ALU:

Figure 1: Q1 Code




Figure 2: Q1 Wave (Addition)




Figure 3: Q1 Wave (OR)

| ^ 1 → | Msgs | | | | | | | | | | |
|-----------------|-----------|------|------|------|------|------|------|------|------|------|------|
| ♦ OPCODE | 2'b 10 | 10 | | | | | | | | | |
| → in0 | 4'b 100 1 | 0100 | 1001 | 1101 | 0101 | 0001 | 0110 | 1101 | 1001 | 0101 | |
| <u>+</u> -♦ in1 | 4'b0110 | 0001 | 0011 | 1101 | 0010 | 1101 | | 1100 | 0110 | 1010 | 0111 |
| | 4'b0011 | 0011 | 0110 | 0000 | 0011 | 0100 | 1001 | 0001 | 0011 | 1011 | 1110 |
| – → out | 4'b0011 | 0011 | 0110 | 0000 | 0011 | 0100 | 1001 | 0001 | 0011 | 1011 | 1110 |
| | | | | | | | | | | | |

Figure 4: Q1 Wave (Subtraction)

| ^ 1 → | Msgs | | | | | | | | | | |
|----------------|---------|------|------|------|------|------|------|------|------|------|------|
| ♦ OPCODE | 2'b11 | 11 | | | | | | | | | j |
| - → in0 | 4'b0101 | 0100 | 1001 | 1101 | 0101 | 0001 | 0110 | 1101 | 1001 | 0101 | į |
| - → in1 | 4'b0111 | 0001 | 0011 | 1101 | 0010 | 1101 | | 1100 | 0110 | 1010 | 0111 |
| out_excpected | 4'b0010 | 0101 | 1010 | 0000 | 0111 | 1100 | 1011 | 0001 | 1111 | | 0010 |
| 📭 🥎 out | 4'b0010 | 0101 | 1010 | 0000 | 0111 | 1100 | 1011 | 0001 | 1111 | | 0010 |
| | | | | | | | | | | | |

Figure 5: Q1 Wave (XOR)

```
module N_bit_Parameterized_Opcode_ALU_tb_1();

parameter N=4;

parameter OPCODE= 2'b00; // Test addition operation

reg [N-1:0] in0,in1,out_excpected;

wire [N-1:0] in0,in1,out_excpected;

wire [N-1:0] in0,in1,out_excpected;

/*module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)

(input [N-1:0] in0,in1, output reg[N-1:0] out);*/

N_bit_Parameterized_Opcode_ALU #(N,OPCODE) DUT(in0,in1,out);

integer i;

initial begin

for (i = 0; i < 10; i = i + 1) begin

in0 = $random; in1 = $random;

out_excpected = in0 + in1;

#10;

if (out != out_excpected) begin

$ display("ERROR!!");

sstop;

end

end

smonitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_excpected);

end

end

smonitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_excpected);

end

end

endmodule
```

Figure 6: Q1 testbench (Addition)

```
② (1) N-bit parameterized opcode ALU_tb_2();

parameter N-4;

parameter OPCODE= 2'b01;  // Test OR operation

reg [N-1:0] in0,in1,out_excpected;

wire [N-1:0] out;

/*module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)
(input [N-1:0] in0,in1, output reg[N-1:0] out);*/

N_bit_Parameterized_Opcode_ALU #(N,OPCODE) DUT(in0,in1,out);

integer i;
initial begin

for (i = 0; i < 10; i = i + 1) begin

in0 = $random; in1 = $random;
out_excpected = in0 | in1;

#10;

if (out != out_excpected) begin

$display("ERROR!!");
$stop;
end
end

initial begin

$monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_excpected);
end
end

initial begin

$monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_excpected);
end
end

initial begin

$monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_excpected);
end
end

dend</pre>
```

Figure 7: Q1 testbench (OR)

```
Figure 8: Q1 testbench (Subtraction)
```




Figure 9: Q1 testbench (XOR)




Figure 10: Q1 Synthesis

2) ALU with Register:

```
ALU with Register.v > ...
      module ALU_with_Register #(parameter N=4, parameter OPCODE= 2'b00)
      (input [N-1:0] in0,in1, input clk,rst, output reg[N-1:0] out);
          always @(posedge clk) begin
               if (rst)
                  out <= 0;
               else begin
                   case (OPCODE)
                       2'b00:
                                out <= in0+in1;
                       2'b01:
                                out <= in0 in1;
                       2'b10:
                                out <= in0-in1;
                       default: out <= in0^in1;</pre>
                   endcase
          end
      endmodule
```

Figure 11: Q2 Code




Figure 12: Q2 Wave (Addition)




Figure 13: Q2 Wave (OR)



Figure 14: Q2 Wave (Subtraction)




Figure 15: Q2 Wave (XOR)

```
ALU with Register_tb.v > ...
      module ALU_with_Register_tb ();
      parameter N=4;
      parameter OPCODE= 2'b00; // Change this to test different operations
      reg [N-1:0] in0,in1;
      reg clk,rst;
      wire [N-1:0] out;
      ALU_with_Register #(N,OPCODE) DUT(in0,in1,clk,rst,out);
      always #10 clk = ~clk;
      initial begin
          in0 = 4'b0010;
          in1 = 4'b0100;
         clk = 0;
          rst = 1;
         @(negedge clk); // Wait for the second clock edge
         rst = 0; // Release reset
          repeat (10) begin
              in0= $random; in1=$random;
              @(negedge clk); // Wait for the clock edge
          $stop;
      end
      endmodule
```

Figure 16: Q2 Testbench




Figure 17: Q2 Synthesis

3) Data Latch with active low Clear:

```
Q3) D Latch_High_Enable_Low_Clear.v > ...

1     module D_Latch_High_Enable_Low_Clear (input D,G,CLR,output reg Q);
2     always @(*) begin
3     if (!CLR)     Q <= 0;
4     else if (G)     Q <= D;
5     end
6     endmodule</pre>
```

Figure 18: Q3 Code

Figure 19: Q3 Testbench




Figure 20: Q3 Wave

4) D Latch with Asynchronous set and clr:

Figure 21: Q4 Code

Figure 22: Q4 Testbench




Figure 23: Q4 Wave

5)

a) T FF with Asynchronous Active Low rst:

Figure 24: Q5a Code

```
T_FF_low_arst_tb.v > ...
     module T_FF_low_arst_tb ();
     reg t,rstn,clk;
     wire q,qbar;
     T_FF_low_arst DUT(t,rstn,clk,q,qbar);
     always #10 clk = ~clk;
     initial begin
         clk = 0; rstn = 0; t = 0;
         #4; rstn = 1;
         repeat (10) begin
             @(negedge clk);
             t = $random;
         end
         $stop;
     end
     endmodule
```

Figure 25: Q5a Testbench




Figure 26: Q5a Wave

b) D FF_low_arst:

Figure 27: Q5b Code

```
📴 D FF_low_arst_tb.v > 🗗 D_FF_low_arst_tb
      module D_FF_low_arst_tb ();
      reg d,rstn,clk;
      wire q,qbar;
      D_FF_low_arst DUT(d,rstn,clk,q,qbar);
      always #10 clk = ~clk;
      initial begin
          clk = 0; rstn = 0; d = 0;
          #4; rstn = 1;
          repeat (10) begin
              @(negedge clk);
              d = $random;
          end
          $stop;
      end
      endmodule
```

Figure 28: Q5b Testbench




Figure 29: Q5b Wave

c) Parameterized Asynchronous FF with Active low rst (D FF & T FF):

```
D FF_T FF.v > ...
      module D_FF_T_FF (input d,rstn,clk, output reg q,qbar);
      parameter FF_TYPE = "DFF";
      always @(posedge clk or negedge rstn) begin
           if (!rstn) begin
               q <= 1'b0;
               qbar <= 1'b1;
          else begin
               case (FF_TYPE)
                   "DFF": begin
                       qbar <= ~d;
                   end
                   "TFF": begin
                       if (d) begin
                           qbar <= ~qbar;</pre>
                       end
                   end
                   default: begin
                       q <= 1'b0;
                       qbar <= 1'b1;
                   end
               endcase
          end
      end
      endmodule
```

Figure 30: Q5c Code




Figure 31: Q5c Wave (DFF)




Figure 32: Q5c Wave (TFF)

```
DF_TFF_tbv > ...

1     module D_FF_T_FF_tb ();

2     reg d,rstn,clk;

3     wire q,qbar;

4     parameter FF_TYPE = "DFF"; // Change to "TFF" for T Flip-Flop

5     //module D_FF_T_FF (input d,rstn,clk, output reg q,qbar);

7     D_FF_T_FF #(FF_TYPE) DUT(d,rstn,clk,q,qbar);

8     always #10 clk = ~clk;

10     initial begin

11     clk = 0; rstn = 0; d = 0;

12     #5; rstn = 1;

13     repeat (10) begin

15     @(negedge clk);

16     d = $random;

17     end

18     $stop;

19     end

20     endmodule
```

Figure 33: Q5c Testbench