Digital Design Diploma

Assignment 5

FSM & Memories

Name	Kareem Hassan Atif	
Group	G2	

Submitted to: Eng. Kareem Waseem

1. Tesla Car:

```
module Tesla_Car (input clk,rst, input [7:0] speed_limit,car_speed, input [6:0] leading_distance,
output reg unlock_doors, accelerate_car);
reg [1:0] cs,ns;
always @(posedge clk or posedge rst) begin
  if (rst)
always @(*) begin
  case (cs)
         {unlock_doors,accelerate_car} = {1'b1,1'b0};
         ns = STOP;
         {unlock_doors,accelerate_car} = {1'b0,1'b1};
         ns = DECELERATE;
         {unlock_doors,accelerate_car} = {1'b0,1'b0};
         if (!car_speed)
         else if (leading_distance >= MIN_DISTANCE && car_speed < speed_limit)</pre>
                                                                    ns = DECELERATE:
      default: {unlock_doors,accelerate_car, ns} = {1'b1,1'b0, STOP};
```

Figure 1: Q1 Code




Figure 2: Q1 Linting

```
module Tesla_Car_tb ();
  reg clk,rst;
3 reg [7:0] speed_limit,car_speed;
4 reg [6:0] leading_distance;
5 wire unlock_doors, accelerate_car;
   /*module Tesla_Car (input clk,rst, input [7:0] speed_limit,car_speed, input [6:0] leading_distance,
   Tesla_Car DUT(clk,rst,speed_limit,car_speed,leading_distance,unlock_doors, accelerate_car);
   initial begin
       clk=0;
       forever #5 clk=~clk;
       rst=1; speed_limit=$random; car_speed=$random; leading_distance=$random;
       if (DUT.cs != DUT.STOP || !unlock_doors || accelerate_car) begin
           $display ("Error in reset!!");
           $stop;
       rst=0; speed_limit=$random; car_speed=$random; leading_distance=41;
       @(negedge clk);
       if (DUT.cs != DUT.ACCELERATE || unlock_doors || !accelerate_car) begin
           $display ("Error in ACCELERATE!!");
           $stop;
       end
       speed_limit=80; car_speed=70; leading_distance=41;
       @(negedge clk);
       if (DUT.cs != DUT.ACCELERATE || unlock_doors || !accelerate_car) begin
           $display ("Error in ACCELERATE!!");
           $stop;
       speed_limit=80; car_speed=90; leading_distance=41;
       @(negedge clk);
       if (DUT.cs != DUT.DECELERATE || unlock_doors || accelerate_car) begin
           $display ("Error in DECELERATE!!");
       car_speed=0;
       @(negedge clk);
       if (DUT.cs != DUT.STOP || !unlock_doors || accelerate_car) begin
           $display ("Error in STOP!!");
           $stop;
       repeat (10) begin
           speed_limit=$random; car_speed=$random; leading_distance=$random;
           @(negedge clk);
       $stop;
   end
   endmodule
```

Figure 3: Q1 Testbench




Figure 4: Q1 Wave

```
vlib work
vlog Tesla_Car.v Tesla_Car_tb.v
vsim -voptargs=+acc Tesla_Car_tb
add wave *
add wave -position insertpoint \
sim:/Tesla_Car_tb/DUT/cs \
sim:/Tesla_Car_tb/DUT/ns
run -all
#quit -sim
```

Figure 5: Q1 D0 File

Figure 6: Q1 Constraint File

1.1 Gray Encoding:




Figure 7: Q1 RTL (Gray)




Figure 8: Q1 Synthesis (Gray)

State	New Encoding	Previous Encoding
STOP	00	00
ACCELERATE	01	01
DECELERATE	11	10

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'Tesla_Car'

Figure 9: Q1 Encoding Report (Gray)

Figure 10: Q1 Netlist (Gray)




Figure 11: Q1 Device (Gray)




Figure 12: Q1 Zoomed Device (Gray)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.755 ns	Worst Hold Slack (WHS):	0.420 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3

Figure 13: Q1 Synthesis Timing Report (Gray)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.181 ns	Worst Hold Slack (WHS):	0.521 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3

Figure 14: Q1 Implementation Timing Report (Gray)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N Tesla_Car	11	2	24	1

Figure 15: Q1 Synthesis Utilization Report (Gray)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N Tesla_Car	11	2	4	11	2	24	1

Figure 16: Q1 Implementation Utilization Report (Gray)

1.2 Sequential Encoding:




Figure 17: Q1 RTL (Sequential)




Figure 18: Q1 Synthesis (Sequential)

	New Encoding	Previous Encoding
STOP	00	00
ACCELERATE	01	01
DECELERATE	10	10

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Tesla_Car'

Figure 19: Q1 Encoding Report (Sequential)

Figure 20: Q1 Netlist (Sequential)




Figure 21: Q1 Device (Sequential)




Figure 22: Q1 Zoomed Device (Sequential)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.268 ns	Worst Hold Slack (WHS):	0.294 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3

All user specified timing constraints are met.

Figure 23: Q1 Synthesis Timing Report (Sequential)

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.745 ns	Worst Hold Slack (WHS):	0.248 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3

All user specified timing constraints are met.

Figure 24: Q1 Implementation Timing Report (Sequential)

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(20800)	(41600)	(106)	(32)
N Tesla_Car	11	2	24	1

Figure 25: Q1 Synthesis Utilization Report (Sequential)

	Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
NT	esla_Car	11	2	4	11	2	24	1

Figure 26: Q1 Implementation Utilization Report (Sequential)

1.3 One-Hot Encoding:




Figure 27: Q1 RTL (One-Hot)




Figure 28: Q1 Synthesis (One-Hot)

State	New Encoding	Previous Encoding
STOP	001	00
ACCELERATE	010	01
DECELERATE	100	10

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'Tesla_Car'

Figure 29: Q1 Encoding Report (One-Hot)

Figure 30: Q1 Netlist (One-Hot)




Figure 31: Q1 Device (One-Hot)




Figure 32: Q1 Zoomed Device (One-Hot)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.115 ns	Worst Hold Slack (WHS):	0.291 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3	Total Number of Endpoints:	3	Total Number of Endpoints:	4

All user specified timing constraints are met.

Figure 33: Q1 Synthesis Timing Report (One-Hot)

tup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.697 ns	Worst Hold Slack (WHS):	0.281 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3	Total Number of Endpoints:	3	Total Number of Endpoints:	4

All user specified timing constraints are met.

Figure 34: Q1 Implementation Timing Report (One-Hot)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N Tesla_Car	10	3	24	1

Figure 35: Q1 Synthesis Utilization Report (One-Hot)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N Tesla_Car	10	3	4	10	3	24	1

Figure 36: Q1 Implementation Utilization Report (One-Hot)




Figure 37: Q1 Messages

Sequential and Gray encodings use two flip flops, while one-hot encoding uses three flip flops. Sequential encoding has the highest setup slack. So, Sequential is the best encoding in this case, as it has the highest slack which means higher frequency clock, with the least number of registers used.

2. Gray Counter FSM:

```
module Gray Counter_FSM (input clk,rst, output reg [1:0] y);
 2 localparam A=2'b00, B=2'b01, C=2'b10, D=2'b11;
   reg [1:0] cs,ns;
   /*--State Memory--*/
    always @(posedge clk or posedge rst) begin
        if (rst) cs <= A;
        else cs <= ns;
    end
    /*--Next State and Output Logic--*/
11
12
   always @(*) begin
13
        case (cs)
                     \{ns, y\} = \{B, 2'b00\};
14
            Α:
15
                     \{ns, y\} = \{C, 2'b01\};
            B:
16
            C:
                    \{ns, y\} = \{D, 2'b11\};
17
                     \{ns, y\} = \{A, 2'b10\};
            D:
18
            default: \{ns, y\} = \{A, 2'b00\};
19
        endcase
20
   end
21 endmodule
```

Figure 38: Q2 Code

```
module Gray_Counter (input clk,rst, output [1:0] gray_out);
reg [1:0] binary_out;

always @(posedge clk or posedge rst) begin
    if (rst) binary_out <= 0;
    else binary_out <= binary_out + 1;
end

assign gray_out = {binary_out[1] , ^binary_out};

endmodule</pre>
```

Figure 39: Q2 Golden Model Code

```
module Gray_Counter_FSM_tb ();
reg clk,rst;
wire [1:0] y,y_Golden;
//module Gray_Counter_FSM (input clk,rst, output reg [1:0] y);
Gray_Counter_FSM DUT(clk,rst,y);
Gray_Counter DUT_GOLDEN(clk,rst,y_Golden);
    clk=0;
    forever #5 clk=~clk;
    rst=1;
    if (DUT.cs != DUT.A || y !=y_Golden) begin
        $display("Error in Reset!!");
        $stop;
    rst=0;
    @(negedge clk);
    if (DUT.cs != DUT.B || y !=y_Golden) begin
        $display("Error!!");
        $stop;
    @(negedge clk);
    if (DUT.cs != DUT.C || y !=y_Golden) begin
        $display("Error!!");
        $stop;
    @(negedge clk);
    if (DUT.cs != DUT.D || y !=y_Golden) begin
        $display("Error!!");
        $stop;
    @(negedge clk);
    if (DUT.cs != DUT.A || y !=y_Golden) begin
        $display("Error!!");
        $stop;
    repeat (5) begin
        @(negedge clk);
        if (y !=y_Golden) begin
            $display("Error!!");
            $stop;
    $stop;
end
```

Figure 40: Q2 Testbench




Figure 41: Q2 Wave




Figure 42: Q2 Linting

```
vlib work
vlog Gray_Counter_FSM.v Gray_Counter_FSM_tb.v
vsim -voptargs=+acc Gray_Counter_FSM_tb
add wave *
add wave -position insertpoint \
sim:/Gray_Counter_FSM_tb/DUT/cs \
sim:/Gray_Counter_FSM_tb/DUT/ns
run -all
y#quit -sim
```

Figure 43: Q2 DO File

Figure 44: Q2 Constraint File




Figure 45: Q2 RTL




Figure 46: Q2 Synthesis

Figure 47: Q2 Netlist




Figure 48: Q2 Device




Figure 49: Q2 Zoomed Device

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.617 ns	Worst Hold Slack (WHS):	0.139 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3
All user specified timing constrai	_	,	2	rotal Number of Endpoints.	3

Figure 50: Q2 Synthesis Timing Report

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.019 ns	Worst Hold Slack (WHS):	0.367 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3

Figure 51: Q2 Implementation Timing Report

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(20800)	(41600)	(106)	(32)
N Gray_Counter_FSM	2	2	4	1

Figure 52: Q2 Synthesis Utilization Report

Name 1	Slice LUTs	Slice Registers	(815	LUT as Logic	LUT Flip Flop Pairs	Bonded IOB	BUFGCTRL
	(20800)	(41600)	0)	(20800)	(20800)	(106)	(32)
N Gray_Counter_FSM	2	2	1	2	1	4	1

Figure 53: Q2 Implementation Utilization Report




Figure 54: Q2 Bitstream




Figure 55: Q2 Messages

3. Sequence Detector (111):

```
1 module Sequence_Detector_111 (input clk,rst,Din, output ERR);
2 localparm START = 3'b000, D0_IS_1 = 3'b001, D1_IS_1 = 3'b010, D0_NOT_1 = 3'b011, D1_NOT_1 = 3'b100;
3 (*fsm_encoding = "gray"*)
4 reg [2:0] cs,ns;
5
6 /*--State Memory--*/
7 always @(posedge clk or posedge rst) begin
8 if (rst) cs <= START;
9 else cs <= ns;
10 end
11
12 /*--Next State Logic--*/
13 always @(*) begin
14 case (cs)
15 START: begin
16 if (Din) ns = D0_IS_1;
17 else ns = D0_NOT_1;
18 end
19 D0_IS_1: begin
20 if (Din) ns = D1_IS_1;
21 else ns = D1_NOT_1;
22 end
23 D1_IS_1: ns = START;
24 D0_NOT_1: ns = START;
25 D1_NOT_1: ns = START;
26 default: ns = START;
27 endcase
end
28 assign ERR = (cs == D1_IS_1 && Din)? 1: 0;
31 endmodule</pre>
```

Figure 56: Q3 Code




Figure 57: Q3 Linting

```
module Sequence_Detector_111_tb ();
     reg clk,rst,Din;
     wire ERR;
     //module Sequence Detector 111 (input clk,rst,Din, output reg ERR);
     Sequence_Detector_111 DUT(clk,rst,Din,ERR);
     initial begin
         clk=0;
         forever #5 clk=~clk;
11
     end
12
13
     initial begin
14
         rst=1; Din=$random;
15
         @(negedge clk);
16
         if (DUT.cs != DUT.START || ERR) begin
17
             $display("Eroor in Reset!!");
18
20
         rst=0;
21
         repeat (30) begin
22
             Din=$random;
23
             @(negedge clk);
25
         $stop;
26
     end
     endmodule
```

Figure 58: Q3 Testbench

```
vlib work
vlog Sequence_Detector_111.v Sequence_Detector_111_tb.v
vsim -voptargs=+acc Sequence_Detector_111_tb
add wave *
add wave -position insertpoint \
sim:/Sequence_Detector_111_tb/DUT/cs \
sim:/Sequence_Detector_111_tb/DUT/ns
run -all
fquit -sim
```

Figure 59: Q3 DO File




Figure 60: Q3 Wave

Figure 61: Q3 Constraint File

3.1 Gray Encoding:




Figure 62: Q3 RTL (Gray)




Figure 63: Q3 Synthesis (Gray)

State	New Encoding	Previous Encoding
START	000	000
DO_IS_1	001	001
D1_IS_1 D0 NOT 1	011 010	010 011
D1_NOT_1	111	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'Sequence_Detector_111'

Figure 64: Q3 Encoding Report (Gray)

Figure 65: Q3 Netlist (Gray)




Figure 66: Q3 Device (Gray)




Figure 67: Q3 Zoomed Device (Gray)



Figure 68: Q3 Synthesis Timing Report (Gray)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.513 ns	Worst Hold Slack (WHS):	0.279 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 n
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3	Total Number of Endpoints:	3	Total Number of Endpoints:	4

Figure 69: Q3 Implementation Timing Report (Gray)

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(20800)	(41600)	(106)	(32)
N Sequence_Detector_111	4	3	4	1

Figure 70: Q3 Synthesis Utilization Report (Gray)

Name 1	Slice LUTs	Slice Registers	(815	LUT as Logic	LUT Flip Flop Pairs	Bonded IOB	BUFGCTRL
	(20800)	(41600)	0)	(20800)	(20800)	(106)	(32)
N Sequence_Detector_111	4	3	1	4	3	4	1

Figure 71: Q3 Implementation Utilization Report (Gray)

3.2 Sequential Encoding:




Figure 72: Q3 RTL (Sequential)




Figure 73: Q3 Synthesis (Sequential)

State	New Encoding	Previous Encoding
START	000	000
D0_IS_1	001	001
D1_IS_1	010	010
DO_NOT_1	011	011
D1_NOT_1	100	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Sequence_Detector_111'

Figure 74: Q3 Encoding Report (Sequential)

Figure 75: Q3 Netlist (Sequential)




Figure 76: Q3 Device (Sequential)




Figure 77: Q3 Zoomed Device (Sequential)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.333 ns	Worst Hold Slack (WHS):	0.144 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3	Total Number of Endpoints:	3	Total Number of Endpoints:	4

Figure 78: Q3 Synthesis Timing Report (Sequential)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.513 ns	Worst Hold Slack (WHS):	0.279 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	3	Total Number of Endpoints:	3	Total Number of Endpoints:	4

Figure 79: Q3 Implementation Timing Report (Sequential)

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(20800)	(41600)	(106)	(32)
N Sequence_Detector_111	4	3	4	1

Figure 80: Q3 Synthesis Utilization Report (Sequential)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	(815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N Sequence_Detector_111	4	3	1	4	3	4	1

Figure 81: Q3 Implementation Utilization Report (Sequential)

3.3 One-Hot Encoding:




Figure 82: Q3 RTL (One-Hot)




Figure 83: Q3 Synthesis (One-Hot)

State	New En	coding	Previous Encoding
START	1	00001	000
DO_IS_1	L	00010	001
D1_IS_1	L	00100	010
DO_NOT_1	L	01000	011
D1_NOT_1	I	10000	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'Sequence_Detector_111'

Figure 84: Q3 Encoding Report (One-Hot)

Figure 85: Q3 Netlist (One-Hot)




Figure 86: Q3 Device (One-Hot)




Figure 87: Q3 Zoomed Device (One-Hot)



Figure 88: Q3 Synthesis Timing Report (One-Hot)

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.711 ns	Worst Hold Slack (WHS):	0.145 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	5	Total Number of Endpoints:	5	Total Number of Endpoints:	6

All user specified timing constraints are met.

Figure 89: Q3 Implementation Timing Report (One-Hot)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N Sequence_Detector_111	6	5	4	1

Figure 90: Q3 Synthesis Utilization Report (One-Hot)

Name 1	Slice LUTs (20800)	Slice Registers (41600)	(815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N Sequence_Detector_111	6	5	2	6	5	4	1

Figure 91: Q3 Implementation Utilization Report (One-Hot)




Figure 92: Q3 Bitstream




Figure 93: Q3 Messages

- If we want to use the highest frequency, then we choose **One Hot** encoding, as it has the highest setup time slack.
- If we want minimum area, we choose **Sequential** or **Gray** encoding, as they use less components than One Hot encoding.

4. Pipelined RAM:

Figure 94: Q4 Reg with MUX

```
module Pipelined_RAM #(parameter MEM_WIDTH = 16, MEM_DEPTH = 1024, ADDR_SIZE = 10,
     ADDR_PIPELINE = "FALSE", DOUT_PIPELINE = "TRUE", PARITY_ENABLE = 1)
     (input clk,rst,blk_select,wr_en,rd_en,addr_en,dout_en, input [ADDR_SIZE-1:0] addr, input [MEM_WIDTH-1:0] din,
     output [MEM_WIDTH-1:0] dout, output parity_out);
    reg [MEM_WIDTH-1:0] dout_mux;
     wire [ADDR_SIZE-1:0] addr_mux;
     reg [MEM_WIDTH-1:0] mem [MEM_DEPTH-1:0];
     /*module Reg_MUX #(parameter WIDTH=18, parameter REG= "TRUE")
     Reg_MUX #(ADDR_SIZE,ADDR_PIPELINE) addr_REG(clk,rst,addr_en,addr, addr_mux);
12
     Reg_MUX #(MEM_WIDTH,DOUT_PIPELINE) dout_REG(clk,rst,dout_en,dout_mux, dout);
     always @(posedge clk) begin
         if (rst)
                                      dout_mux <= 0;</pre>
         else if (blk_select) begin
             if (wr_en)
                                     mem [addr_mux] <= din;</pre>
             if (rd_en)
                                      dout_mux <= mem [addr_mux];</pre>
     end
     assign parity_out = PARITY_ENABLE? ^dout : 0;
     endmodule
```

Figure 95: Q4 Code

```
ADDR_PIPELINE = "FALSE", DOUT_PIPELINE = "TRUE", PARITY_ENABLE = 1;
   reg clk,rst,blk_select,wr_en,rd_en,addr_en,dout_en;
 5 reg [ADDR_SIZE-1:0] addr;
   reg [MEM_WIDTH-1:0] din;
   wire [MEM_WIDTH-1:0] dout;
   wire parity_out;
14 Pipelined_RAM #(MEM_WIDTH,MEM_DEPTH,ADDR_SIZE,ADDR_PIPELINE,DOUT_PIPELINE,PARITY_ENABLE)
DUT(clk,rst,blk_select,wr_en,rd_en,addr_en,dout_en,addr,din,dout,parity_out);
        clk=0;
        $readmemh ("mem.dat",DUT.mem);
        rst = 1; blk_select=$random; wr_en=$random; rd_en=$random; addr_en=$random; dout_en=$random; addr=$random; din=$random;
           $display("Error in Reset");
            $stop;
        rst = 0; blk_select=1; addr_en=0; dout_en=1;
            wr_en=$random; rd_en=$random; addr=$urandom_range(1008,1023); din=$random;
            @(negedge clk);
        dout_en=0; wr_en=$random; rd_en=1; addr=$urandom_range(1008,1023); din=$random;
        @(negedge clk);
        blk_select=0; wr_en=1; rd_en=1; addr=$urandom_range(1008,1023); din=5;
        $stop;
```

Figure 96: Q4 Testbench




Figure 97: Q4 Wave

```
vlib work
vlog Pipelined_RAM.v Pipelined_RAM_tb.v
vsim -voptargs=+acc Pipelined_RAM_tb
add wave *
add wave -position insertpoint \
sim:/Pipelined_RAM_tb/DUT/mem
run -all
#quit -sim
```

Figure 98: Q4 DO File




Figure 99: Q4 Linting

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
set_property -dict { PACKAGE_PIN WS IOSTANDARD LVCMOS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]

## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE_SPIx4 [current_design]
```

Figure 100: Q4 Constraint File




Figure 101: Q4 RTL




Figure 102: Q4 Synthesis

Figure 103: Q4 RAM Synthesis

Figure 104: Q4 Netlist




Figure 105: Q4 Device




Figure 106: Q4 Zoomed Device

Name	1	Slice LUTs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
N Pipelined_RAM		6	0.5	49	1

Figure 107: Q4 Synthesis Utilization Report

Name 1	Slice LUTs (20800)	Slice (815 0)	LUT as Logic (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
N Pipelined_RAM	7	3	7	0.5	49	1

Figure 108: Q4 Implementation Utilization Report




Figure 109: Q4 Messages

5. FIFO:

```
module FIFO #(parameter FIFO_WIDTH = 16, FIFO_DEPTH = 512 /* 2^9 */)
(input clk_a,clk_b,rst,wen_a,ren_b, input [FIFO_WIDTH-1:0] din_a, output reg [FIFO_WIDTH-1:0] dout_b, output full,empty);
reg [8:0] addr_wr,
          addr_rd,
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
always @(posedge clk_a) begin
                                {addr_wr, size} <= 0;
    if (rst)
    else if (!full && wen_a) begin
        mem [addr_wr] <= din_a;</pre>
        addr_wr <= addr_wr + 1;
        size <= size + 1;</pre>
always @(posedge clk_b) begin
    if (rst)
                                 {dout_b, addr_rd, size} <= 0;
    else if (!empty && ren_b) begin
        dout_b <= mem [addr_rd];</pre>
        addr_rd <= addr_rd + 1;
assign full = size == FIFO_DEPTH? 1 : 0;
assign empty = !size? 1 : 0;
```

Figure 110: Q5 Code

Figure 111: Q5 Testbench




Figure 112: Q5 Wave




Figure 113: Q5 Linting

```
vlib work
vlog FIFO.v FIFO_tb.v
vsim -voptargs=+acc FIFO_tb
add wave *
add wave -position insertpoint \
sim:/FIFO_tb/DUT/addr_wr \
sim:/FIFO_tb/DUT/addr_rd \
sim:/FIFO_tb/DUT/size \
sim:/FIFO_tb/DUT/mem
run -all
#quit -sim
```

Figure 114: Q5 DO File

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports clk_a]
create_clock -add -name sys_clk_a_pin -period 10.00 -waveform {0 5} [get_ports clk_a]
create_clock -add -name sys_clk_b_pin -period 10.00 -waveform {0 5} [get_ports clk_b]

## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.GONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIX4 [current_design]
```

Figure 115: Q5 Constraint File





Figure 116: Q5 RTL






Figure 118: Q5 RAM Synthesis

```
: write_verilog {D:/College Projects/Digital_Course_Waseem/Vv/Q5/FIFO_Netlist.v}
                 IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
module FIFO
   (clk_a,
   clk_b,
   wen a,
   ren_b,
   din_a,
   dout_b,
   full,
   empty);
  input clk_a;
  input clk_b;
  input wen_a;
  input ren_b;
  input [15:0]din_a;
```

Figure 119: Q5 Netlist



Figure 120: Q5 Synthesis Timing Report



Figure 121: Q5 Synthesis Utilization Report



Figure 122: Q5 Messages

The critical warning is due to "size" being assigned in two different always blocks.. I tried to figure out another way to get the logic of "full" and "empty" without "size", or try to manipulate "size" in another way that do the same functionality without any errors, but I couldn't think of anything.

6. IP ALSU:

What changed in the RTL code due to using IPs:

```
wire [3 : 0] adder_out;
     generate
         if (FULL ADDER == "ON")
11
             c addsub 1 IP Full Adder(
12
                                // input wire [2 : 0] A
               .A(A_reg),
                                // input wire [2 : 0] B
               .B(B reg),
               .C_IN(cin_reg), // input wire C_IN
               .S(adder_out)
                                        // output wire [3 : 0] S
             );
         else if (FULL ADDER == "OFF")
             c addsub 1 IP Half Adder(
               .A(A_reg),
                                // input wire [2 : 0] A
                                // input wire [2 : 0] B
               .B(B_reg),
21
                                // input wire C IN
               .C_IN(0),
               .S(adder_out)
                                        // output wire [3 : 0] S
     endgenerate
     wire [5:0] multiply out;
     mult_gen_0 IP_multiplier (
       .A(A_reg), // input wire [2 : 0] A
       .B(B reg), // input wire [2 : 0] B
       .P(multiply_out) // output wire [5 : 0] P
```

Figure 123: Q6 Code (1)

Figure 124: Q6 Code (2)




Figure 125: Q6 RTL




Figure 126: Q6 IP Adder RTL




Figure 127: Q6 IP Multiplier RTL




Figure 128: Q6 Synthesis




Figure 129: Q6 IP Adder Synthesis




Figure 130: Q6 IP Multiplier Synthesis

Figure 131: Q6 Netlist




Figure 132: Q6 Device




Figure 133: Q6 Zoomed Device



Figure 134: Q6 Synthesis Timing Report

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	2.123 ns	Worst Hold Slack (WHS):	0.283 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	28	Total Number of Endpoints:	28	Total Number of Endpoints:	45

All user specified timing constraints are met.

Figure 135: Q6 Implementation Timing Report

Name 1	Slice LUTs (20800)	Slice Registers (41600)	DSP s (90)	Bonded IOB (106)	BUFGCTRL (32)
∨ N ALSU_IP	36	38	1	40	1
> IP_Full_Adder (c_adds	3	0	0	0	0
> IP_multiplier (mult_ge	0	0	1	0	0

Figure 136: Q6 Synthesis Utilization Report

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	DSP s (90)	Bonded IOB (106)	BUFGCTRL (32)
✓ N ALSU_IP	36	44	24	36	12	1	40	1
> IP_Full_Adder (c_adds	3	0	1	3	0	0	0	0
> IP_multiplier (mult_ge	0	0	0	0	0	1	0	0

Figure 137: Q6 Implementation Utilization Report




Figure 138: Q6 Messages