

# Digital Design Diploma

## Assignment 4

### Sequential Logic Design

<b>Name</b>	كریم حسن عاطف علي
<b>Group</b>	G2

**Submitted to: Eng. Kareem Waseem**

# 1) ALSU:

```

1 module ALSU (input clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction, input [2:0] A,B,opcode,
2 output reg [5:0] out, output reg [15:0] leds);
3 reg cin_reg,serial_in_reg,red_op_A_reg,red_op_B_reg,bypass_A_reg,bypass_B_reg,direction_reg;
4 reg [2:0] A_reg,B_reg,opcode_reg;
5 parameter INPUT_PRIORITY= "A"; //A or B
6 parameter FULL_ADDER= "ON"; //ON or OFF
7
8 always @(posedge clk or posedge rst) begin
9     if (rst)
10         {cin_reg,serial_in_reg,red_op_A_reg,red_op_B_reg,bypass_A_reg,bypass_B_reg,direction_reg,A_reg,B_reg,opcode_reg,out,leds} <= {38'b0};
11     else begin
12         {cin_reg,serial_in_reg,red_op_A_reg,red_op_B_reg,bypass_A_reg,bypass_B_reg,direction_reg,A_reg,B_reg,opcode_reg} <=
13         {cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction,A,B,opcode};
14
15         case ({bypass_A_reg,bypass_B_reg})
16             2'b10: {out,leds} <= {A_reg,16'b0};
17             2'b01: {out,leds} <= {B_reg,16'b0};
18             2'b11: begin
19                 if (INPUT_PRIORITY == "A") {out,leds} <= {A_reg,16'b0};
20                 else if (INPUT_PRIORITY == "B") {out,leds} <= {B_reg,16'b0};
21             end
22
23         default: begin //Opcode Operations
24             case (opcode_reg)
25                 3'b000: begin //AND
26                     case ({red_op_A_reg,red_op_B_reg})
27                         2'b10: {out,leds} <= {(A_reg),16'b0};
28                         2'b01: {out,leds} <= {(B_reg),16'b0};
29                         2'b11: begin
30                             if (INPUT_PRIORITY == "A") {out,leds} <= {(A_reg),16'b0};
31                             else if (INPUT_PRIORITY == "B") {out,leds} <= {(B_reg),16'b0};
32                         end
33                         default: {out,leds} <= {(A_reg & B_reg),16'b0};
34                     endcase
35                 end
36                 3'b001: begin //XOR
37                     case ({red_op_A_reg,red_op_B_reg})
38                         2'b10: {out,leds} <= {(^A_reg),16'b0};
39                         2'b01: {out,leds} <= {(^B_reg),16'b0};
40                         2'b11: begin
41                             if (INPUT_PRIORITY == "A") {out,leds} <= {(^A_reg),16'b0};
42                             else if (INPUT_PRIORITY == "B") {out,leds} <= {(^B_reg),16'b0};
43                         end
44                         default: {out,leds} <= {(A_reg ^ B_reg),16'b0};
45                     endcase
46                 end
47                 3'b010: begin //Addition
48                     if (red_op_A_reg || red_op_B_reg) {out,leds} <= {6'b0, ~leds}; //Invalid
49                     else if (FULL_ADDER == "ON") begin
50                         out <= A_reg + B_reg + cin_reg;
51                         leds <= 0;
52                     end
53                     else if (FULL_ADDER == "OFF") {out,leds} <= {A_reg + B_reg,16'b0};
54                 end
55                 3'b011: begin //Multiplication
56                     if (red_op_A_reg || red_op_B_reg) {out,leds} <= {6'b0, ~leds}; //Invalid
57                     else begin
58                         out <= A_reg * B_reg;
59                         leds <= 0;
60                     end
61                 end
62                 3'b100: begin //Shift
63                     if (red_op_A_reg || red_op_B_reg) {out,leds} <= {6'b0, ~leds}; //Invalid
64                     else if (direction_reg) begin
65                         out <= {out[4:0], serial_in_reg}; //Shift Left
66                         leds <= 0;
67                     end
68                     else begin
69                         out <= {serial_in_reg, out[5:1]}; //Shift Right
70                         leds <= 0;
71                     end
72                 end
73                 3'b101: begin //Rotate
74                     if (red_op_A_reg || red_op_B_reg) {out,leds} <= {6'b0, ~leds}; //Invalid
75                     else if (direction_reg) begin
76                         out <= {out[4:0], out[5]}; //Rotate Left
77                         leds <= 0;
78                     end
79                     else begin
80                         out <= {out[0], out[5:1]}; //Rotate Right
81                         leds <= 0;
82                     end
83                 end
84                 default: {out,leds} <= {6'b0, ~leds}; //Invalid Opcode
85             endcase
86         end
87     end
88 end
89 endmodule

```

Figure1: Q1 Code

```

1 module ALSU_tb ();
2 reg clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction;
3 reg [2:0] A,B,opcode;
4 wire [5:0] out;
5 wire [15:0] leds;
6 parameter INPUT_PRIORITY= "A";           //A or B
7 parameter FULL_ADDER= "ON";             //ON or OFF
8
9
10 /*module ALSU (input clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction, input [2:0] A,B,opcode,
11 output reg [5:0] out, output reg [15:0] leds):*/
12 ALSU #(INPUT_PRIORITY,FULL_ADDER) DUT(clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction,A,B,opcode,out,leds);
13
14 integer i;
15 initial begin
16     clk= 0;
17     forever #5 clk= ~clk;
18 end
19
20 initial begin
21     rst=1; cin=0; serial_in=0; red_op_A=0; red_op_B=0; bypass_A=0; bypass_B=0; direction=0; A=0; B=0; opcode=0; //reset functionality
22     @(negedge clk);
23     if (out || leds) begin
24         $display("Error in Reset!!");
25         $stop;
26     end
27
28     rst=0; bypass_A=1; bypass_B=1;           //bypass functionality
29     for (i=0; i<4; i=i+1) begin
30         A=$random; B=$random; opcode=$random_range(0,5);
31         @(negedge clk);
32         @(negedge clk);
33         if (out != A) begin
34             $display("Error in bypass!!");
35             $stop;
36         end
37     end
38
39     bypass_A=0; bypass_B=0; opcode=0;       //AND operation
40     for (i=0; i<4; i=i+1) begin
41         A=$random; B=$random; red_op_A=$random; red_op_B=$random;
42         @(negedge clk);
43         @(negedge clk);
44         if ((out != &A) && red_op_A) begin
45             $display("Error in reduction AND A operation!!");
46             $stop;
47         end
48         else if ((out != &B) && red_op_B) begin
49             $display("Error in reduction AND B operation!!");
50             $stop;
51         end
52         else if ((out != A&B) && !red_op_A && !red_op_B) begin
53             $display("Error in AND operation!!");
54             $stop;
55         end
56     end
57
58     opcode=1;                               //XOR operation
59     for (i=0; i<4; i=i+1) begin
60         A=$random; B=$random; red_op_A=$random; red_op_B=$random;
61         @(negedge clk);
62         @(negedge clk);
63         if ((out != ^A) && red_op_A) begin
64             $display("Error in reduction XOR A operation!!");
65             $stop;
66         end
67         else if ((out != ^B) && red_op_B) begin
68             $display("Error in reduction XOR B operation!!");
69             $stop;
70         end
71         else if ((out != (A^B)) && !red_op_A && !red_op_B) begin
72             $display("Error in XOR operation!!");
73             $stop;
74         end
75     end
76
77     opcode=2; red_op_A=0; red_op_B=0;       //Addition operation
78     for (i=0; i<4; i=i+1) begin
79         A=$random; B=$random; cin=$random;
80         @(negedge clk);
81         @(negedge clk);
82         if (out != (A+B+cin)) begin
83             $display("Error in Addition operation!!");
84             $stop;
85         end
86     end
87
88     opcode=3;                               //Multiplication operation
89     for (i=0; i<4; i=i+1) begin
90         A=$random; B=$random;
91         @(negedge clk);
92         @(negedge clk);
93         if (out != (A*B)) begin
94             $display("Error in Multiplication operation!!");
95             $stop;
96         end
97     end
98
99     opcode=4;                               //Shift operation
100    for (i=0; i<4; i=i+1) begin
101        A=$random; B=$random; direction=$random; serial_in=$random;
102        @(negedge clk);
103        @(negedge clk);
104    end
105
106    opcode=5;                               //Rotate operation
107    for (i=0; i<4; i=i+1) begin
108        A=$random; B=$random; direction=$random; serial_in=$random;
109        @(negedge clk);
110        @(negedge clk);
111    end
112    $stop;
113 end
114 end
115 endmodule

```

Figure2: Q1 Testbench




Figure3: Q1 Wave1




Figure4: Q1 Wave2




Figure5: Q1 Wave3




Figure6: Q1 Wave4




Figure7: Q1 Lint

```
run_ALSU.do
1  vlib work
2  vlog ALSU.v ALSU_tb.v
3  vsim -voptargs=+acc ALSU_tb
4  add wave *
5  run -all
6  #quit -sim
```

Figure8: Q1 DO File






Figure11: Q1 Device

Tcl Console	Messages	Log	Reports	Design Runs	Power	DRC	Methodology	Timing	Utilization
<div> <input checked="" type="checkbox"/> Warning (5)           <input type="checkbox"/> Info (256)           <input type="checkbox"/> Status (508)           <button>Show All</button> </div>									
<div> <div>  Synthesis (1 warning)           <ul style="list-style-type: none"> <li>[Constraints 18-5210] No constraint will be written out.</li> </ul> </div> <div>  Implementation (1 warning)           <ul style="list-style-type: none"> <li>Route Design (1 warning)               <ul style="list-style-type: none"> <li>[Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.</li> </ul> </li> </ul> </div> <div>  Implemented Design (2 warnings)           <ul style="list-style-type: none"> <li>General Messages (2 warnings)               <ul style="list-style-type: none"> <li>[Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met. (1 more like this)</li> </ul> </li> </ul> </div> </div>									

Figure12: Q1 Messages

#### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.261 ns	Worst Hold Slack (WHS): 0.206 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 22	Total Number of Endpoints: 22	Total Number of Endpoints: 39

All user specified timing constraints are met.

Figure13: Q1 Synthesis Timing Report

#### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.874 ns	Worst Hold Slack (WHS): 0.032 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4884	Total Number of Endpoints: 4868	Total Number of Endpoints: 2864

All user specified timing constraints are met.

Figure14: Q1 Implementation Timing Report

Name	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N ALSU	48	38	40	1

Figure15: Q1 Synthesis Utilization Report

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT as Memory (9600)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	BSCANE2 (4)
N ALSU	1696	2545	10	822	1519	177	1057	1.5	40	2	1
> dbg_hub (dbg_hub)	475	727	0	251	451	24	306	0	0	1	1
> u_ila_0 (u_ila_0)	1173	1780	10	567	1020	153	732	1.5	0	0	0

Figure16: Q1 Implementation Utilization Report

```

152 ## Configuration options, can be used for all designs
153 set_property CONFIG_VOLTAGE 3.3 [current_design]
154 set_property CFGBVS VCCO [current_design]
155
156 ## SPI configuration mode options for QSPI boot, can be used for all designs
157 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
158 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159 set_property CONFIG_MODE SPIx4 [current_design]

```

Figure17: Q1 Constraints File

## 2) Simplified DSP:

```

1 module Simplified_DSP (input clk,rst_n, input [17:0] A,B,D, input [47:0] C, output reg [47:0] P);
2 parameter OPERATION = "ADD"; //Supported operations: ADD, SUBTRACT
3 reg [17:0] D_reg, B_reg, A_reg;
4 reg [47:0] C_reg;
5 reg [18:0] DB_Operation_reg;
6 reg [17:0] A_reg_reg;
7 reg [36:0] ADB_Multiply_reg;
8
9 always @(posedge clk) begin
10     if(!rst_n) begin
11         P <= 0;
12         D_reg <= 0;
13         B_reg <= 0;
14         A_reg <= 0;
15         C_reg <= 0;
16         DB_Operation_reg <= 0;
17         A_reg_reg <= 0;
18         ADB_Multiply_reg <= 0;
19     end
20     else begin //Registers Update for sequential behavioural
21         D_reg <= D;
22         B_reg <= B;
23         A_reg <= A;
24         C_reg <= C;
25         A_reg_reg <= A_reg;
26         ADB_Multiply_reg <= DB_Operation_reg * A_reg_reg;
27         if(OPERATION == "ADD") begin
28             DB_Operation_reg <= D_reg + B_reg;
29             P <= ADB_Multiply_reg + C_reg; //P=((D+B)*A)+C after 4 clock edges
30         end
31         else if(OPERATION == "SUBTRACT") begin
32             DB_Operation_reg <= D_reg - B_reg;
33             P <= ADB_Multiply_reg - C_reg;
34         end
35     end
36 end
37 endmodule

```

Figure18: Q2 Code




Figure19: Q2 Wave

```

1 vlib work
2 vlog Simplified_DSP.v Simplified_DSP_tb.v
3 vsim -voptargs+=acc Simplified_DSP_tb
4 add wave *
5 run -all
6 #quit -sim

```

Figure20: Q2 Do File



```

1  module Simplified_DSP_tb ();
2  reg clk,rst_n;
3  reg [17:0] A,B,D;
4  reg [47:0] C, P_expected;
5  wire [47:0] P;
6  parameter OPERATION = "ADD";          //Supported operations: ADD, SUBTRACT
7
8  //module Simplified_DSP (input clk,rst_n, input [17:0] A,B,D, input [47:0] C, output reg [47:0] P);
9  Simplified_DSP #(OPERATION) DUT(clk,rst_n,A,B,D,C,P);
10
11 initial begin
12     clk=0;
13     forever #10 clk=~clk;
14 end
15
16 initial begin
17     rst_n=0; A=10; B=15; C=20; D=259; P_expected=0;
18     @(negedge clk);
19     if (P != P_expected) begin
20         $display("Error in reset!!");
21         $stop;
22     end
23
24     rst_n=1; D=30; B=5; A=10; C=50; P_expected=400;      //P=((D+B)*A)+C
25     repeat (4) @(negedge clk);
26     if (P != P_expected) begin
27         $display("Error!!");
28         $stop;
29     end
30
31     D=100; B=50; A=2; C=500; P_expected=800;
32     repeat (4) @(negedge clk);
33     if (P != P_expected) begin
34         $display("Error!!");
35         $stop;
36     end
37
38     D=300; B=700; A=3; C=500; P_expected=3500;
39     repeat (4) @(negedge clk);
40     if (P != P_expected) begin
41         $display("Error!!");
42         $stop;
43     end
44     $stop;
45 end
46 endmodule

```

Figure21: Q2 Testbench




Figure22: Q2 Lint




Figure23: Q2 RTL




Figure24: Q2 Synthesis




Figure25: Q2 Device1




Figure26: Q2 Device2



Figure27: Q2 Messages

Tcl Console	Messages	Log	Reports	Design Runs	Timing	Debug	?
Design Timing Summary							
<div>General Information</div> <div>Timer Settings</div> <div>Design Timing Summary</div> <div>Clock Summary (1)</div> <div>Check Timing (151)</div> <div>Intra-Clock Paths</div> <div>Inter-Clock Paths</div> <div>Other Path Groups</div>							
Setup		Hold		Pulse Width			
Worst Negative Slack (WNS): 7.168 ns		Worst Hold Slack (WHS): 0.140 ns		Worst Pulse Width Slack (WPWS): 4.500 ns			
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns			
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0			
Total Number of Endpoints: 70		Total Number of Endpoints: 70		Total Number of Endpoints: 136			
All user specified timing constraints are met.							
Timing Summary - timing_1							

Figure28: Q2 Synthesis Timing Report

Tcl Console	Messages	Log	Reports	Design Runs	Power	DRC	Methodology	Timing	Debug	?
Design Timing Summary										
<div>General Information</div> <div>Timer Settings</div> <div>Design Timing Summary</div> <div>Clock Summary (1)</div> <div>Check Timing (151)</div> <div>Intra-Clock Paths</div> <div>Inter-Clock Paths</div> <div>Other Path Groups</div>										
Setup		Hold		Pulse Width						
Worst Negative Slack (WNS): 7.127 ns		Worst Hold Slack (WHS): 0.176 ns		Worst Pulse Width Slack (WPWS): 4.500 ns						
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns						
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0						
Total Number of Endpoints: 70		Total Number of Endpoints: 70		Total Number of Endpoints: 136						
All user specified timing constraints are met.										
Timing Summary - timing_1 x Timing Summary - timing_2 x										

Figure29: Q2 Implementation Timing Report

Tcl ConsoleMessagesLogReportsDesign RunsUtilization xTimingDebug

Hierarchy

Summary

▼ Slice Logic

▼ Slice LUTs (<1%)

LUT as Logic (<1%)

▼ Slice Registers (<1%)

Hierarchy

1

Name

Slice LUTs (134600)

Slice Registers (269200)

DSPs (740)

Bonded IOB (500)

BUFGCTRL (32)

N Simplified\_DSP

56

134

1

152

1

Figure30: Q2 Synthesis Utilization Report

Tcl Console	Messages	Log	Reports	Design Runs	Power	DRC	Methodology	Timing	Utilization	
Hierarchy										
<div>Hierarchy</div> <div>Summary</div> <div>Slice Logic</div> <div>Slice LUTs (&lt;1%)</div> <div>LUT as Logic (&lt;1%)</div> <div>Slice Registers (&lt;1%)</div> <div>Register as Flip Flop</div>										
Name		Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)	
Simplified_DSP		56	134	37	56	37	1	152	1	

Figure31: Q2 Implementation Utilization Report

### 3) TDM:

```

V TDM.v > ...
1  module TDM (input clk,rst, input [1:0] in0,in1,in2,in3, output reg [1:0] out);
2  reg [1:0] counter_reg;
3
4  always @(posedge clk or posedge rst) begin           //Sequential always block for the counter
5      if (rst)    counter_reg <= 0;                  //out = in0
6      else       counter_reg <= counter_reg + 1;
7  end
8
9  always @(*) begin                                   //Combinational always block for the MUX
10     case (counter_reg)
11         2'b00:    out = in0;
12         2'b01:    out = in1;
13         2'b10:    out = in2;
14         2'b11:    out = in3;
15         default:  out = 0;
16     endcase
17 end
18 endmodule

```

Figure32: Q3 Code




Figure33: Q3 Wave




Figure34: Q3 Lint

```

1  module TDM_tb ();
2  reg clk,rst;
3  reg [1:0] in0,in1,in2,in3;
4  wire [1:0] out;
5
6  //module TDM (input clk,rst, input [1:0] in0,in1,in2,in3, output reg [1:0] out);
7  TDM DUT(clk,rst,in0,in1,in2,in3,out);
8
9  initial begin
10     clk=0;
11     forever #10 clk=~clk;
12 end
13
14 initial begin
15     rst=1; in0=0; in1=1; in2=2; in3=3;
16     @(negedge clk);
17     if (out != in0) begin
18         $display("Error in Reset!!");
19         $stop;
20     end
21
22     rst=0;
23     @(negedge clk);
24     if (out != in1) begin
25         $display("Error!!");
26         $stop;
27     end
28
29     @(negedge clk);
30     if (out != in2) begin
31         $display("Error!!");
32         $stop;
33     end
34
35     @(negedge clk);
36     if (out != in3) begin
37         $display("Error!!");
38         $stop;
39     end
40
41     @(negedge clk);
42     if (out != in0) begin
43         $display("Error!!");
44         $stop;
45     end
46
47     @(negedge clk);
48     if (out != in1) begin
49         $display("Error!!");
50         $stop;
51     end
52
53     @(negedge clk);
54     if (out != in2) begin
55         $display("Error!!");
56         $stop;
57     end
58
59     @(negedge clk);
60     if (out != in3) begin
61         $display("Error!!");
62         $stop;
63     end
64     $stop;
65 end
66 endmodule

```

Figure35: Q3 Testbench

```

run_TDM.do
1  vlib work
2  vlog TDM.v TDM_tb.v
3  vsim -voptargs=+acc TDM_tb
4  add wave *
5  run -all
6  #quit -sim

```

Figure36: Q3 DO File




Figure37: Q3 RTL




Figure38: Q3 Synthesis




Figure39: Q3 Messages




Figure40: Q3 Device1




Figure41: Q3 Device2



#### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 8.578 ns	Worst Hold Slack (WHS): 0.144 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 2	Total Number of Endpoints: 2	Total Number of Endpoints: 3

All user specified timing constraints are met.

Figure42: Q3 Synthesis Timing Report

#### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 8.358 ns	Worst Hold Slack (WHS): 0.411 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 2	Total Number of Endpoints: 2	Total Number of Endpoints: 3

All user specified timing constraints are met.

Figure43: Q3 Implementation Timing Report

Name	^	1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N TDM			3	2	12	1

Figure44: Q3 Synthesis Utilization Report

Name	^	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N TDM			3	2	1	3	1	12	1

Figure45: Q3 Implementation Utilization Report