Digital Design Diploma

Project 1: DSP48A1

Name	Kareem Hassan Atif			
Group	G2			

Submitted to: Eng. Kareem Waseem

Contents:

1. Register W	7ith MUX
1.1 C	ode2
1.2 R	TL2
1.3 T	estbench3
1.4 W	Vave Snippets4
2. DSP48A1	5
2.1 C	ode5
2.2 To	estbench6
2.3 W	Vave Snippets7
2.4 D	O File7
2.5 Li	inting7
2.6 C	onstraint File8
2.7 R	TL8
2.8 Sy	ynthesis9
2.9 In	nplementation12
2.10	Γiming Report13
2.11 \	Utilization Report13
2.12 M	Messages14

1) Register with MUX:

```
module Reg_MUX #(parameter WIDTH=18, parameter REG=1, parameter RSTTYPE = "SYNC")
(input clk,rst,enable, input [WIDTH-1:0] D, output [WIDTH-1:0] out);
reg [WIDTH-1:0] D_reg;
generate
    if (RSTTYPE == "SYNC") begin
        always @(posedge clk) begin
            if (rst)
                                D_reg <= 0;
            else if (enable) D_reg <= D;</pre>
        end
        assign out = REG? D_reg : D;
    end
    else if (RSTTYPE == "ASYNC") begin
        always @(posedge clk or posedge rst) begin
            if (rst)
                                D_reg <= 0;
            else if (enable)
                                D_reg <= D;</pre>
        end
        assign out = REG? D_reg : D;
endgenerate
```

Figure 1: Reg_MUX Code




Figure 2: Reg_MUX RTL (Select=0)




Figure 3: Reg_MUX RTL (Select=1)

Figure 4: Reg_MUX Testbench (Async Reset and Select=0)

Figure 5: Reg_MUX Testbench (Sync Reset and Select=1)




Figure 6: Reg_MUX Wave (Async Reset and Select=0)



rigule 1. Reg_Mox wave (oyne reset and select=1)

2) DSP48A1:

```
module DSP #(parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,
   B_INPUT= "DIRECT",
RSTTYPE= "SYNC"
   (input [17:0] A,B,BCIN /*BOUT from previous stage*/, D, input [47:0] C,PCIN /*POUT from previous stage*/,
10 CEA, CEB, CEC, CED, CEM, CEP, CECARRYIN, CEOPMODE,
   output [35:0] M /*Multiplier output M*/,
   wire [17:0] A_MUX,A1_MUX,B_MUX,D_MUX;
   reg [17:0] B_IN,BCOUT_IN;
19 wire [47:0] C_MUX;
   reg [35:0] M_IN;
   wire [35:0] M_BUFFER;
   wire [7:0] OPMODE_MUX;
   wire CIN;
   Reg_MUX #(8,OPMODEREG,RSTTYPE) OPMODE_REG(clk,RSTOPMODE,CEOPMODE,OPMODE,OPMODE_MUX);
   Reg_MUX #(18,DREG,RSTTYPE)
                                    D_REG(clk,RSTD,CED,D,D_MUX);
   Reg_MUX #(18,B0REG,RSTTYPE)
                                    B0_REG(clk,RSTB,CEB,B_IN,B_MUX);
                                    B1_REG(clk,RSTB,CEB,BCOUT_IN,BCOUT);
   Reg_MUX #(18,B1REG,RSTTYPE)
   Reg_MUX #(18,A0REG,RSTTYPE)
                                    A0_REG(clk,RSTA,CEA,A,A_MUX);
                                    A1_REG(clk,RSTA,CEA,A_MUX,A1_MUX);
   Reg_MUX #(48,CREG,RSTTYPE)
                                     C_REG(clk,RSTC,CEC,C,C_MUX);
   Reg_MUX #(36,MREG,RSTTYPE)
                                    M_REG(clk,RSTM,CEM,M_IN,M_BUFFER);
   Reg_MUX #(1,CARRYINREG,RSTTYPE) CYI(clk,RSTCARRYIN,CECARRYIN,CIN_IN,CIN);
   Reg_MUX #(48,PREG,RSTTYPE)
                                    P_REG(clk,RSTP,CEP,OUT,P);
   genvar i;
         buf (M[i], M_BUFFER[i]);
                                          //The buffer
       B_IN = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0;
       if (OPMODE_MUX[4])
                                   BCOUT_IN = (OPMODE_MUX[6]) ? (D_MUX-B_MUX) : (D_MUX+B_MUX);
       M_IN = A1_MUX * BCOUT;
       CIN_IN = (CARRYINSEL == "OPMODE5") ? OPMODE_MUX[5] : (CARRYINSEL == "CARRYIN") ? CARRYIN : 0;
        case (OPMODE_MUX[1:0])
                     X = 0;
                     X = \{D_MUX[11:0], A1_MUX, BCOUT\};
        case (OPMODE_MUX[3:2])
           default : Z = 0;
        {COUT\_IN,OUT} = OPMODE\_MUX[7] ? (Z - (X + CIN)) : (Z + X + CIN);
```

Figure 8: DSP48A1 Code

```
parameter B_INPUT= "DIRECT";
parameter RSTTYPE= "SYNC";
 reg [17:0] A,B,BCIN, D;
reg [47:0] C,PCIN;
reg [7:0] OPMODE;
reg clk, CARRYIN;
 wire [17:0] BCOUT;
/*module DSP #(parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,OMODEREG=1,
 initial begin
                   clk=0;
                       forever #5 clk=~clk;
                      RSTA=1; RSTB=1; RSTC=1; RSTD=1; RSTP=1; RSTP=1; RSTCARRYIN=1; RSTOPMODE=1; CEA=$random; CEB=$random; CEC=$random; CED=$random; CED=$ran
                       A=$random; B=$random; BCIN=$random; D=$random; C=$random; PCIN=$random; OPMODE=$random; CARRYIN=$random;
                      @(negedge clk);
if (P || PCOUT || M || BCOUT || CARRYOUT || CARRYOUTF) begin
    $display("Error in Reset!!");
                       RSTA=0; RSTB=0; RSTC=0; RSTD=0; RSTM=0; RSTP=0; RSTCARRYIN=0; RSTOPMODE=0;
                       A=20; B=10; D=25; C=350; OPMODE=8'b11011101; PCIN=\$random; BCIN=\$random; CARRYIN=\$random; CARRYIN=$random; CARRYIN=$random;
                      repeat (4) @(negedge clk); if (BCOUT != 15 || M != 300 || P != 50 || PCOUT != 50 || CARRYOUT || CARRYOUTF) begin
                                            $stop;
                       A=20; B=10; D=25; C=350; OPMODE=8'b00010000; PCIN=$random; BCIN=$random; CARRYIN=$random;
                       repeat (3) @(negedge clk);
if (BCOUT != 35 || M != 700 || P || PCOUT || CARRYOUT || CARRYOUTF) begin
                                            $display("Error in Path 2!!");
                                            $stop;
                       A=20; \ B=10; \ D=25; \ C=350; \ OPMODE=8'b00001010; \ PCIN=\$random; \ BCIN=\$random; \ CARRYIN=\$random; \ A=20; \ B=10; \ D=25; \ C=350; \ OPMODE=8'b00001010; \ PCIN=\$random; \ BCIN=\$random; \ CARRYIN=\$random; \ A=20; \ 
                      repeat (3) @(negedge clk);
if (BCOUT != 10 || M != 200 || P || PCOUT || CARRYOUT || CARRYOUTF) begin
                       A=5; B=6; D=25; C=350; OPMODE=8'b10100111; PCIN=3000; BCIN=$random; CARRYIN=$random;
                       repeat (3) @(negedge clk);
if (BCOUT != 6 || M != 30 || P != 48'hfe6fffec0bb1 || PCOUT != 48'hfe6fffec0bb1 || !CARRYOUT || !CARRYOUTF) begin
$display("Error in Path 4!!");
                                            $stop;
```

Figure 9: DSP48A1 Testbench




Figure 10: DSP48A1 Wave

```
# Loading work.Reg_MUX(fast_1)
# Loading work.Reg_MUX(fast_2)
# Loading work.Reg_MUX(fast_3)
# Loading work.Reg_MUX(fast_3)
# Loading work.Reg_MUX(fast_4)
# Loading work.Reg_MUX(fast_5)
# ** Note: $stop : DSP_tb.v(80)
# Time: 140 ns Iteration: 1 Instance: /DSP_tb
# Break in Module DSP_tb at DSP_tb.v line 80

VSIM 6>
```

Figure 11: DSP48A1 Transcript

```
vlib work
vlog DSP.v DSP_tb.v
vsim -voptargs=+acc DSP_tb
add wave *
run -all
#quit -sim
```

Figure 12: DSP48A1 DO File




Figure 13: DSP48A1 Linting

Figure 14: DSP48A1 Constraint File




Figure 15: DSP48A1 RTL






Figure 19: DSP48A1 Zoomed Detailed Synthesis Schematic




Figure 20: DSP48A1 Zoomed Synthesis Schematic (2)




Figure 21: M_REG with DSP48E1




Figure 22: Device




Figure 23: Zoomed Device




Figure 24: DSP48E1

Design Timing Summary

Design Timing Summary

Setup		Hold		Pulse Width				
Worst Negative Slack (WNS): 5	5.168 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns			
Total Negative Slack (TNS): 0	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints: 0)	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints: 8	37	Total Number of Endpoints:	87	Total Number of Endpoints:	162			

All user specified timing constraints are met.

Figure 25: DSP48A1 Synthesis Timing Report

Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	3.858 ns	Worst Hold Slack (WHS):	0.273 ns	Worst Pulse Width Slack (WPWS): 4.500 ns				
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns				
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0				
Total Number of Endpoints:	106	Total Number of Endpoints:	106	Total Number of Endpoints: 181				

All user specified timing constraints are met.


Figure 26: DSP48A1 Implementation Timing Report

Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
✓ N DSP	230	160	1	327	1
A1_REG (Reg_MUX	0	18	0	0	0
■ B1_REG (Reg_MUX	0	18	0	0	0
C_REG (Reg_MUXp	0	48	0	0	0
CYI (Reg_MUXpara	1	1	0	0	0
CYO (Reg_MUXpara	0	1	0	0	0
■ D_REG (Reg_MUXp	0	18	0	0	0
■ M_REG (Reg_MUXp	0	0	1	0	0
■ OPMODE_REG (Reg	228	8	0	0	0
■ P_REG (Reg_MUXp	0	48	0	0	0

Figure 27: DSP48A1 Synthesis Utilization Report

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
V N DSP	229	179	98	229	50	1	327	1
A1_REG (Reg_MUX	0	18	6	0	0	0	0	0
■ B1_REG (Reg_MUX	0	36	10	0	0	0	0	0
C_REG (Reg_MUXp	0	48	14	0	0	0	0	0
CYI (Reg_MUXpara	1	1	1	1	1	0	0	0
CYO (Reg_MUXpara	0	2	2	0	0	0	0	0
D_REG (Reg_MUXp	0	18	10	0	0	0	0	0
■ M_REG (Reg_MUXp	0	0	0	0	0	1	0	0
■ OPMODE_REG (Reg	228	8	75	228	0	0	0	0
P_REG (Reg_MUX_p	0	48	12	0	0	0	0	0

Figure 28: DSP48A1 Implementation Utilization Report



 There are no errors. There are "unconnected port" warnings because of the unused inputs (BCIN – CARRYIN).