Digital Design Diploma

Assignment 3

Sequential Logic Design

Name	كريم حسن عاطف علي
Group	G2

Submitted to: Eng. Kareem Waseem

1) DFF with clock enable and PRE control signal:

```
D_FF_with_Active_high_E_and_active_low_Pre.v > ...

1    module D_FF_high_E_low_Pre (input D,E,PRE,CLK, output reg Q);
2    always @(posedge CLK or negedge PRE) begin
3    if (!PRE) Q<=1'b1;
4    else if (E) Q<=D;
5    end
6    endmodule</pre>
```

Figure 1: Q1 Code

```
D_FF_with_Active_high_E_and_active_low_Pre_tb.v > ...
      module D_FF_high_E_low_Pre_tb ();
      reg D,E,PRE,CLK;
      wire Q;
      D_FF_high_E_low_Pre DUT(D,E,PRE,CLK,Q);
     initial begin
          CLK=0;
          forever #5 CLK=~CLK;
      end
      initial begin
          PRE=0; D=0; E=1;
          #2;
          if (Q!=1) begin
              $display("Error in Preset!!");
              $stop;
          end
          PRE=1;
          repeat (10) begin
              @(negedge CLK);
               if (E==1 && Q!=D) begin
                  $display("Error!!");
                  $stop;
              end
              D=$random; E=$random;
          $stop;
      end
      endmodule
```

Figure 2: Q1 Testbench

```
D_FF_E_Pren - Notepad
File Edit Format View Help
vlib work
vlog D_FF_with_Active_high_E_and_active_low_Pre.v D_FF_with_Active_high_E_and_active_low_Pre_tb.v
vsim -voptargs=+acc D_FF_high_E_low_Pre_tb
add wave *
run -all
#quit -sim
```

Figure 3: Q1 D0 File




Figure 4: Q1 Wave




Figure 5: Q1 Linting

2) Parameterized Asynchronous FF with Active low rst (D FF & T FF):

```
V D_FF_T_FF.v > 🗗 D_FF_T_FF
      module D_FF_T_FF (input d,rstn,clk, output reg q,qbar);
      parameter FF TYPE = "DFF";
      always @(posedge clk or negedge rstn) begin
           if (!rstn) begin
               q <= 1'b0;
               qbar <= 1'b1;
           else begin
               case (FF TYPE)
                    "DFF": begin
                        q \leftarrow d;
                        qbar <= ~d;
                    "TFF": begin
                        if (d) begin
                            q <= ~q;
                            qbar <= ~qbar;</pre>
                    end
                    default: begin
 21
                        q <= 1'b0;
                        qbar <= 1'b1;
                    end
               endcase
      end
      endmodule
```

run_D_FF_T_FF_1.do vlib work vlog D_FF_T_FF.v D_FF_T_FF_tb_1.v vsim -voptargs=+acc D FF T FF tb 1 add wave run -all #quit -sim Figure 7: Q2 D0 File (DFF)

```
run_D_FF_T_FF_2.do
   vlib work
   vlog D_FF_T_FF.v D_FF_T_FF_tb_2.v
   vsim -voptargs=+acc D_FF_T_FF_tb_2
   add wave
   run -all
   #quit -sim
```

Figure 8: Q2 DO File (TFF)

Figure 6: Q2 Code





Figure 10: Q2 Testbench (DFF)



Figure 11: Q2 Testbench (TFF)



| Compared | Compared

Figure 13: Q2 Wave (TFF)

3) BCD up counter (MOD 10 counter):

Figure 14: Q3 Code

Figure 15: Q3 Testbench




Figure 17: Q3 Linting

4) 4-bit Ripple Counter:

```
V 4bits_Ripple_Counter.v > ...
    module Ripple_Counter_4bits (input rstn,clk, output [3:0] out);
    wire q1,q2,q3,q4;


4    //module D_FF_low_arst (input d,rstn,clk, output reg q,qbar);
    D_FF_low_arst ff1(out[0],rstn,clk,q1,out[0]);
    D_FF_low_arst ff2(out[1],rstn,q1, q2,out[1]);
    D_FF_low_arst ff3(out[2],rstn,q2, q3,out[2]);
    D_FF_low_arst ff4(out[3],rstn,q3, q4,out[3]);

endmodule
```

Figure 18: Q4 Code

```
4bits_Ripple_Counter_tb.v > ...
    module Ripple_Counter_4bits_tb ();
    reg rstn,clk;
    wire [3:0] out;
    Ripple Counter 4bits DUT(rstn,clk,out);
        clk=0;
         forever #5 clk=~clk;
    end
    initial begin
        rstn=0;
        #2;
        rstn=1;
        repeat (100) @(negedge clk);
         $stop;
    end
    endmodule
```

Figure 19: Q4 Testbench



Wave - Default

5) Parameterized Shift register:

```
Parameterized_Shift_Register.v > 
Parameterized_Shift_Register
    module Parameterized_Shift_Register #(parameter LOAD_AVALUE=1, parameter LOAD_SVALUE=1, parameter SHIFT_WIDTH=8,
    (input sclr,sset,shiftin,load,clock,enable,aclr,aset, input [SHIFT_WIDTH-1:0] data,
    output reg [SHIFT_WIDTH-1:0] q, output reg shiftout);
    always @(posedge clock or posedge aclr or posedge aset) begin
                                                              {shiftout,q} <= 0;
                                                              {shiftout,q} <= {1'b0 , LOAD_AVALUE};
        else if (enable) begin
             if (sclr)
                                                              {shiftout,q} <= 0;
                                                              {shiftout,q} <= {1'b0 , LOAD_SVALUE};
{shiftout,q} <= {1'b0 , data};
             else if (sset)
             else if (load)
             else begin
                                                              {shiftout,q} <= {q, shiftin};
                                                              {\text{shiftout,q}} \leftarrow {\text{q[0], shiftin, q[SHIFT_WIDTH-1:1]}};
                                                              {shiftout,q} <= 0;
        end
    endmodule
```

Figure 22: Q5 Code



Figure 23: Q5 Wave




Figure 24: Q5 Wave (Shifting Part)

```
module Parameterized_Shift_Register_tb ();
parameter LOMD_AVALUE-2;
parameter LOMD_AVALUE-4;
parameter SHIFT_MIDIH-8;
parameter SHIFT_DIRECTION* "LEFT";
reg sclr_sset_shiftin_lond_clock_enable_aclr_aset;
reg [SHIFT_MIDIH-1:0] data;
wire [SHIFT_MIDIH-1:0] q;
wire shiftout;
aclr=0; aset=1;
for (i=0; i<2; i=i=1) begin
    sclr =$random; sset =$random; shiftin =$random; load =$random; enable =$random; data =$random;
if (al=LOAD_MAXLUE) begin
    $display("Error in aset!!!");
    $stop;
end</pre>
         aclr=0; aset=0; sclr=1; sset=1;
for (i=0; i<5; i=i=1) begin
shiftin =$random; load =$random; enable =$random; data =$random;
@(negedge clock);
if (q && enable) begin
$display("Fron!! q is NOT zero after sclr!");
$stop;
and</pre>
        aclr-0; asct-0; sclr-0; sset-1;
for (i-0; i<5; i-i+1) begin
shiftin -$random; load -$random; enable -$random; data -$random;
f(ine@doge.clock);
if (al=LOMO_SVALUE && enable) begin
$display("Error in sset!!!");
$stop;
end
         aclr=0; asct=0; sclr=0; ssct=0; load=1;
for (i=0; i<5; i=i=1) begin
shiftin =5random; enable =5random; data =5random;
@fnegedge clock);
if (q1-data &8 enable) begin
$display("Error in loading parallel data!!!");
```

Figure 25: Q5 Testbench




Figure 26: Q5 Linting

6) SLE (Sequential Logic Element):

```
module SLE (input D,CLK,EN,ALn,ADn,SLn,SD,LAT, output reg Q);
    //Flip Flop
    always @(posedge CLK or negedge ALn) begin
         if(!ALn)
                                             Q \leftarrow !ADn;
         else if (!LAT && EN) begin
              if (!SLn)
                                             Q \leftarrow SD;
              else
                                             Q \leftarrow D;
         end
    end
    //Latch
    always @(*) begin
         if(!ALn)
                                             Q \leftarrow !ADn;
         else if (LAT && CLK && EN) begin
              if (!SLn)
                                             Q \leftarrow SD;
              else
                                             Q \leftarrow D;
         end
    end
endmodule
```

Figure 27: Q6 Code




Figure 28: Q6 Wave




Figure 29: Q6 Linting

```
V SLE_tb.v > ...
      module SLE_tb ();
      reg D,CLK,EN,ALn,ADn,SLn,SD,LAT;
      wire Q;
      //module SLE (input D,CLK,EN,ALn,ADn,SLn,SD,LAT, output reg Q);
      SLE DUT(D,CLK,EN,ALn,ADn,SLn,SD,LAT, Q);
      initial begin
          CLK=0;
          forever #20 CLK=~CLK;
      initial begin
          ALn=0; D=$random; EN=$random; ADn=$random; SLn=$random; SD=$random; LAT=$random;
          @(negedge CLK);
          ALn=1;
          LAT=0;
          repeat (30) begin
              D=$random; EN=$random; ADn=$random; SLn=$random; SD=$random;
              @(negedge CLK);
          LAT=1;
          repeat (30) begin
              D=$random; EN=$random; ADn=$random; SLn=$random; SD=$random;
          D=1; EN=1; ADn=1; SLn=1; SD=0;
          D=1; EN=1; ADn=1; SLn=0; SD=0;
          $stop;
      end
      endmodule
```

Figure 30: Q6 Testbench