

Digital Design Diploma

Assignment 2

Combinational & Sequential Logic Design

Name	كریم حسن عاطف علي
Group	G2

Submitted to: Eng. Kareem Waseem

1) N-bit Parameterized Opcode ALU:

```

Q1) N-bit parameterized opcode ALU.v > ...
1  module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)
2  (input [N-1:0] in0,in1, output reg[N-1:0] out);
3      always @(*) begin
4          case (OPCODE)
5              2'b00: out= in0+in1;
6              2'b01: out= in0|in1;
7              2'b10: out= in0-in1;
8              default: out= in0^in1;
9          endcase
10     end
11 endmodule

```

Figure 1: Q1 Code

	Msgs	
OPCODE	2'b00	00
in0	4'b1101	0100 1001 1101 0101 0001 0110 1101 1001 0101
in1	4'b1100	0001 0011 1101 0010 1101 1100 0110 1010 0111
out_expected	4'b1001	0101 1100 1010 0111 1110 0011 1001 1111 1100
out	4'b1001	0101 1100 1010 0111 1110 0011 1001 1111 1100

Figure 2: Q1 Wave (Addition)

	Msgs	
OPCODE	2'b01	01
in0	4'b0101	0100 1001 1101 0101 0001 0110 1101 1001 0101
in1	4'b0010	0001 0011 1101 0010 1101 1100 0110 1010 0111
out_expected	4'b0111	0101 1011 1101 0111 1101 1111 1101 1111 0111
out	4'b0111	0101 1011 1101 0111 1101 1111 1101 1111 0111

Figure 3: Q1 Wave (OR)

	Msgs	
OPCODE	2'b10	10
in0	4'b1001	0100 1001 1101 0101 0001 0110 1101 1001 0101
in1	4'b0110	0001 0011 1101 0010 1101 1100 0110 1010 0111
out_expected	4'b0011	0011 0110 0000 0011 0100 1001 0001 0011 1011 1110
out	4'b0011	0011 0110 0000 0011 0100 1001 0001 0011 1011 1110

Figure 4: Q1 Wave (Subtraction)

	Msgs	
OPCODE	2'b11	11
in0	4'b0101	0100 1001 1101 0101 0001 0110 1101 1001 0101
in1	4'b0111	0001 0011 1101 0010 1101 1100 0110 1010 0111
out_expected	4'b0010	0101 1010 0000 0111 1100 1011 0001 1111 0010
out	4'b0010	0101 1010 0000 0111 1100 1011 0001 1111 0010

Figure 5: Q1 Wave (XOR)

```

Q1) N-bit parameterized opcode ALU_tb_1.v > ...
1 module N_bit_Parameterized_Opcode_ALU_tb_1();
2 parameter N=4;
3 parameter OPCODE= 2'b00; // Test addition operation
4 reg [N-1:0] in0,in1,out_expected;
5 wire [N-1:0] out;
6
7 /*module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)
8 (input [N-1:0] in0,in1, output reg[N-1:0] out);*/
9 N_bit_Parameterized_Opcode_ALU #(N,OPCODE) DUT(in0,in1,out);
10
11 integer i;
12 initial begin
13   for (i = 0; i < 10; i = i + 1) begin
14     in0 = $random; in1 = $random;
15     out_expected = in0 + in1;
16     #10;
17     if (out != out_expected) begin
18       $display("ERROR!!");
19       $stop;
20     end
21   end
22   $stop;
23 end
24
25 initial begin
26   $monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_expected);
27 end
28 endmodule

```

Figure 6: Q1 testbench (Addition)

```

Q1) N-bit parameterized opcode ALU_tb_2.v > ...
1 module N_bit_Parameterized_Opcode_ALU_tb_2();
2 parameter N=4;
3 parameter OPCODE= 2'b01; // Test OR operation
4 reg [N-1:0] in0,in1,out_expected;
5 wire [N-1:0] out;
6
7 /*module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)
8 (input [N-1:0] in0,in1, output reg[N-1:0] out);*/
9 N_bit_Parameterized_Opcode_ALU #(N,OPCODE) DUT(in0,in1,out);
10
11 integer i;
12 initial begin
13   for (i = 0; i < 10; i = i + 1) begin
14     in0 = $random; in1 = $random;
15     out_expected = in0 | in1;
16     #10;
17     if (out != out_expected) begin
18       $display("ERROR!!");
19       $stop;
20     end
21   end
22   $stop;
23 end
24
25 initial begin
26   $monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_expected);
27 end
28 endmodule

```

Figure 7: Q1 testbench (OR)

```

Q1) N-bit parameterized opcode ALU_tb_3.v > ...
1 module N_bit_Parameterized_Opcode_ALU_tb_3();
2 parameter N=4;
3 parameter OPCODE= 2'b10; // Test SUBTRACTION operation
4 reg [N-1:0] in0,in1,out_expected;
5 wire [N-1:0] out;
6
7 /*module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)
8 (input [N-1:0] in0,in1, output reg[N-1:0] out);*/
9 N_bit_Parameterized_Opcode_ALU #(N,OPCODE) DUT(in0,in1,out);
10
11 integer i;
12 initial begin
13   for (i = 0; i < 10; i = i + 1) begin
14     in0 = $random; in1 = $random;
15     out_expected = in0 - in1;
16     #10;
17     if (out != out_expected) begin
18       $display("ERROR!!");
19       $stop;
20     end
21   end
22   $stop;
23 end
24
25 initial begin
26   $monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_expected);
27 end
28 endmodule

```

Figure 8: Q1 testbench (Subtraction)

```

Q1) N-bit parameterized opcode ALU_tb_4.v > ...
1 module N_bit_Parameterized_Opcode_ALU_tb_4();
2 parameter N=4;
3 parameter OPCODE= 2'b11; // Test XOR operation
4 reg [N-1:0] in0,in1,out_expected;
5 wire [N-1:0] out;
6
7 /*module N_bit_Parameterized_Opcode_ALU #(parameter N=4, parameter OPCODE= 2'b00)
8 (input [N-1:0] in0,in1, output reg[N-1:0] out);*/
9 N_bit_Parameterized_Opcode_ALU #(N,OPCODE) DUT(in0,in1,out);
10
11 integer i;
12 initial begin
13   for (i = 0; i < 10; i = i + 1) begin
14     in0 = $random; in1 = $random;
15     out_expected = in0 ^ in1;
16     #10;
17     if (out != out_expected) begin
18       $display("ERROR!!");
19       $stop;
20     end
21   end
22   $stop;
23 end
24
25 initial begin
26   $monitor("in0: %b, in1: %b, out: %b, Expected out: %b", in0, in1, out, out_expected);
27 end
28 endmodule

```

Figure 9: Q1 testbench (XOR)




Figure 10: Q1 Synthesis

2) ALU with Register:

```

1  module ALU_with_Register #(parameter N=4, parameter OPCODE= 2'b00)
2  (input [N-1:0] in0,in1, input clk,rst, output reg[N-1:0] out);
3      always @(posedge clk) begin
4          if (rst)
5              out <= 0;
6          else begin
7              case (OPCODE)
8                  2'b00: out <= in0+in1;
9                  2'b01: out <= in0|in1;
10                 2'b10: out <= in0-in1;
11                 default: out <= in0^in1;
12             endcase
13         end
14     end
15 endmodule

```

Figure 11: Q2 Code




Figure 12: Q2 Wave (Addition)




Figure 13: Q2 Wave (OR)




Figure 14: Q2 Wave (Subtraction)




Figure 15: Q2 Wave (XOR)

```

ALU with Register_tb.v > ...
1  module ALU_with_Register_tb ();
2  parameter N=4;
3  parameter OPCODE= 2'b00; // Change this to test different operations
4  reg [N-1:0] in0,in1;
5  reg clk,rst;
6  wire [N-1:0] out;
7
8  /*module ALU_with_Register #(parameter N=4, parameter OPCODE= 2'b00)
9  (input [N-1:0] in0,in1, input clk,rst, output reg[N-1:0] out);*/
10 ALU_with_Register #(N,OPCODE) DUT(in0,in1,clk,rst,out);
11
12 always #10 clk = ~clk;
13
14 initial begin
15     // Initialize inputs for first clock
16     in0 = 4'b0010;
17     in1 = 4'b0100;
18     clk = 0;
19     rst = 1;
20     @(negedge clk); // Wait for the second clock edge
21     rst = 0; // Release reset
22     repeat (10) begin
23         in0= $random; in1=$random;
24         @(negedge clk); // Wait for the clock edge
25     end
26     $stop;
27 end
28 endmodule

```

Figure 16: Q2 Testbench




Figure 17: Q2 Synthesis

3) Data Latch with active low Clear:

```
Q3) D_Latch_High_Enable_Low_Clear.v > ...
1  module D_Latch_High_Enable_Low_Clear (input D,G,CLR,output reg Q);
2  always @(*) begin
3      if (!CLR)    Q <= 0;
4      else if (G)   Q <= D;
5  end
6  endmodule
```

Figure 18: Q3 Code

```
Q3) D_Latch_High_Enable_Low_Clear_tb.v > D_Latch_High_Enable_Low_Clear_tb
1  module D_Latch_High_Enable_Low_Clear_tb ();
2  reg D,G,CLR;
3  wire Q;
4
5  //module D_Latch_High_Enable_Low_Clear (input D,G,CLR,output reg Q);
6  D_Latch_High_Enable_Low_Clear DUT(D,G,CLR,Q);
7
8  initial begin
9      repeat(10) begin
10         D = $random; // Random value for D
11         G = $random; // Random value for G
12         CLR = $random; // Random value for CLR
13         #10; // Wait for 10 time units
14     end
15     $stop;
16 end
17 endmodule
```

Figure 19: Q3 Testbench




Figure 20: Q3 Wave

4) D Latch with Asynchronous set and clr:

```

D Latch_aset_aclr.v > ...
1  module D_Latch_aset_aclr #(parameter LAT_WIDTH = 4)
2  (input [LAT_WIDTH-1:0] Data, input aset,aclr,gate, output reg [LAT_WIDTH-1:0] q);
3
4  always @(*) begin
5      if (aclr)          q = 0;
6      else if (aset)      q = {LAT_WIDTH{1'b1}};
7      else if (gate)      q = Data;
8  end
9  endmodule

```

Figure 21: Q4 Code

```

D Latch_aset_aclr_tb.v > ...
1  module D_Latch_aset_aclr_tb ();
2  parameter LAT_WIDTH = 4;
3  reg [LAT_WIDTH-1:0] Data;
4  reg aset,aclr,gate;
5  wire [LAT_WIDTH-1:0] q;
6
7  /*module D_Latch_aset_aclr #(parameter LAT_WIDTH = 4)
8  (input [LAT_WIDTH-1:0] Data, input aset,aclr,gate, output reg [LAT_WIDTH-1:0] q);*/
9  D_Latch_aset_aclr #(LAT_WIDTH) DUT(Data,aset,aclr,gate,q);
10
11  initial begin
12      repeat (20) begin
13          Data = $random; aset = $random; aclr = $random; gate = $random;
14          #5; // Wait for 5 time units
15      end
16      $stop;
17  end
18  endmodule

```

Figure 22: Q4 Testbench




Figure 23: Q4 Wave

5)

a) T FF with Asynchronous Active Low rst:

```
T_FF_low_arst.v > ...
1  module T_FF_low_arst (input t,rstn,clk, output reg q,qbar);
2  always @(posedge clk or negedge rstn) begin
3      if (!rstn) begin
4          q <= 1'b0;
5          qbar <= 1'b1;
6      end
7      else if (t) begin
8          q <= ~q;
9          qbar <= ~qbar;
10     end
11 end
12 endmodule
```

Figure 24: Q5a Code

```
T_FF_low_arst_tb.v > ...
1  module T_FF_low_arst_tb ();
2  reg t,rstn,clk;
3  wire q,qbar;
4
5  //module T_FF_low_arst (input t,rstn,clk, output reg q,qbar);
6  T_FF_low_arst DUT(t,rstn,clk,q,qbar);
7
8  always #10 clk = ~clk;
9
10 initial begin
11     clk = 0; rstn = 0; t = 0;
12     #4; rstn = 1;
13     repeat (10) begin
14         @(negedge clk);
15         t = $random;
16     end
17     $stop;
18 end
19 endmodule
```

Figure 25: Q5a Testbench




Figure 26: Q5a Wave

b) D FF_low_arst:

```
D_FF_low_arst.v > ...
1  module D_FF_low_arst (input d,rstn,clk, output reg q,qbar);
2  always @(posedge clk or negedge rstn) begin
3      if (!rstn) begin
4          q <= 1'b0;
5          qbar <= 1'b1;
6      end
7      else begin
8          q <= d;
9          qbar <= ~d;
10     end
11 end
12 endmodule
```

Figure 27: Q5b Code

```
D_FF_low_arst_tb.v > D_FF_low_arst_tb
1  module D_FF_low_arst_tb ();
2  reg d,rstn,clk;
3  wire q,qbar;
4
5  //module D_FF_low_arst (input d,rstn,clk, output reg q,qbar);
6  D_FF_low_arst DUT(d,rstn,clk,q,qbar);
7
8  always #10 clk = ~clk;
9
10 initial begin
11     clk = 0; rstn = 0; d = 0;
12     #4; rstn = 1;
13     repeat (10) begin
14         @(negedge clk);
15         d = $random;
16     end
17     $stop;
18 end
19 endmodule
```

Figure 28: Q5b Testbench



Figure 29: Q5b Wave

c) Parameterized Asynchronous FF with Active low rst
(D FF & T FF):

```

D_FF_T_FF.v > ...
1  module D_FF_T_FF (input d,rstn,clk, output reg q,qbar);
2  parameter FF_TYPE = "DFF";
3  always @(posedge clk or negedge rstn) begin
4      if (!rstn) begin
5          q <= 1'b0;
6          qbar <= 1'b1;
7      end
8      else begin
9          case (FF_TYPE)
10             "DFF": begin
11                 q <= d;
12                 qbar <= ~d;
13             end
14             "TFF": begin
15                 if (d) begin
16                     q <= ~q;
17                     qbar <= ~qbar;
18                 end
19             end
20             default: begin
21                 q <= 1'b0;
22                 qbar <= 1'b1;
23             end
24         endcase
25     end
26 end
27 endmodule

```

Figure 30: Q5c Code




Figure 31: Q5c Wave (DFF)




Figure 32: Q5c Wave (TFF)

```

D_FF_TB_tb.v > ...
1  module D_FF_TB_TB ();
2  reg d,rstn,clk;
3  wire q,qbar;
4  parameter FF_TYPE = "DFF"; // Change to "TFF" for T Flip-Flop
5
6  //module D_FF_TB_TB (input d,rstn,clk, output reg q,qbar);
7  D_FF_TB_TB #(FF_TYPE) DUT(d,rstn,clk,q,qbar);
8
9  always #10 clk = ~clk;
10
11  initial begin
12      clk = 0; rstn = 0; d = 0;
13      #5; rstn = 1;
14      repeat (10) begin
15          @(negedge clk);
16          d = $random;
17      end
18      $stop;
19  end
20  endmodule

```

Figure 33: Q5c Testbench