

Digital Design Diploma

Assignment 3 (Extra)


Sequential Logic Design

Name	كریم حسن عاطف علي
Group	G2


Submitted to: Eng. Kareem Waseem

Assignment 3 [Extra]


1- Reg blocking



Reg blocking2



Comb-non-blocking1



Comb-blocking2

Reg-non-blocking1


In

Reg-non-blocking2

Reg-blocking3


clk

Reg-non-blocking3




2-

Comb-blocking1



Comb-non-blocking2

Comb-non-blocking3



2) 4-bit synchronous counter with asynchronous active low set:

```
V 4bit_Counter.v > ...  
1  module Counter_4_bits (input clk, set, output reg [3:0] out);  
2  
3  always @(posedge clk or negedge set) begin  
4      if (!set)          out <= 4'b1111;  
5      else                out <= out + 1;  
6  end  
7  endmodule
```

Figure1: Q2 Code




Figure2: Q2 Wave




Figure3: Q2 Lint

```

V 4bit_Counter_tb.v > Counter_4_bits_tb > set
1  module Counter_4_bits_tb ();
2  reg clk, set;
3  wire [3:0] out_DUT,out_GOLDEN;
4
5  //module Counter_4_bits (input clk, set, output reg [3:0] out);
6  Counter_4_bits DUT(clk,set,out_DUT);
7  //module Ripple_Counter_4bits (input rstn,clk, output [3:0] out);
8  Ripple_Counter_4bits GOLDEN(set,clk,out_GOLDEN);
9
10 initial begin
11     clk=0;
12     forever #5 clk = ~clk;
13 end
14
15 initial begin
16     set=0;
17     @(negedge clk);
18     if (out_DUT != 4'b1111 || out_DUT != out_GOLDEN) begin
19         $display("Initial value is not 1111");
20         $stop;
21     end
22     set=1;
23     repeat (25) begin
24         @(negedge clk);
25         if (out_DUT != out_GOLDEN) begin
26             $display("Error");
27             $stop;
28         end
29     end
30     $stop;
31 end
32 endmodule

```

Figure4: Q2 Testbench

3) Extended Counter:

```
1 module Counter_4_bits_with_out_clk (input clk, set, output reg [3:0] out, output div_2,div_4);
2
3 always @(posedge clk or negedge set) begin
4     if (!set)        out <= 4'b1111;
5     else             out <= out + 1;
6 end
7
8 assign div_2 = out[0];
9 assign div_4 = out[1];
10 endmodule
```

Figure5: Q3 Code

```
1 module Counter_4_bits_with_out_clk_tb ();
2 reg clk, set;
3 wire [3:0] out;
4 wire div_2,div_4;
5
6 //module Counter_4_bits_with_out_clk (input clk, set, output reg [3:0] out, output div_2,div_4);
7 Counter_4_bits_with_out_clk DUT(clk,set,out,div_2,div_4);
8
9
10 initial begin
11     clk=0;
12     forever #5 clk = ~clk;
13 end
14
15 integer clk_count=0;
16 integer div_2_count=0;
17 integer div_4_count=0;
18 always @(posedge clk)    clk_count = clk_count + 1;
19 always @(posedge div_2)  div_2_count = div_2_count + 1;
20 always @(posedge div_4)  div_4_count = div_4_count + 1;
21
22 initial begin
23     set = 0;
24     @(negedge clk);
25     set = 1;
26     repeat(100) @(negedge clk);
27     if (!(((div_2_count >= (clk_count/2 - 1)) && (div_2_count <= (clk_count/2 + 1)))) begin //Check if div_2 is about half of clk
28         $display("Test failed: Clock division by 2 is incorrect.");
29         $stop;
30     end
31     if (!(((div_4_count >= (clk_count/4 - 1)) && (div_4_count <= (clk_count/4 + 1)))) begin //Check if div_4 is about quarter of clk
32         $display("Test failed: Clock division by 4 is incorrect.");
33         $stop;
34     end
35     $stop;
36 end
37 endmodule
```

Figure6: Q3 Testbench




Figure7: Q3 Wave




Figure8: Q3 Lint

4) Gray Counter:

```
1 module Gray_Counter (input clk,rst, output reg [1:0] gray_out);
2 reg [1:0] binary_out;
3
4 always @(posedge clk or posedge rst) begin
5     if (rst)        {binary_out,gray_out} <= {2{2'b00}};
6     else begin
7         binary_out <= binary_out + 1;
8         gray_out  <= {binary_out[1] , ^binary_out};
9     end
10 end
11 endmodule
```

Figure9: Q4 Code




Figure10: Q4 Wave





Figure11: Q4 Lint



```
1  module Gray_Counter_tb ();
2  reg clk,rst;
3  wire [1:0] gray_out;
4
5  //module Gray_Counter (input clk,rst, output reg [1:0] gray_out);
6  Gray_Counter DUT(clk,rst,gray_out);
7
8  initial begin
9      clk=0;
10     forever #10 clk = ~clk;
11 end
12
13 initial begin
14     rst = 1;
15     @(negedge clk);
16     rst = 0;
17     repeat (10) @(negedge clk);
18     $stop;
19 end
20 endmodule
```

Figure12: Q4 Testbench