Digital Design Diploma

Assignment 4

Sequential Logic Design

Name	كريم حسن عاطف علي		
Group	G2		

Submitted to: Eng. Kareem Waseem

1) ALSU:

```
module ALSU (input clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction, input [2:0] A,B,opcode, output reg [5:0] out, output reg [15:0] leds);
reg cln_reg,serial_in_reg,red_op_A_reg,red_op_B_reg,bypass_A_reg,bypass_B_reg,direction_reg;
reg [2:0] A_reg,B_reg,opcode_reg;
parameter INPUT_PRIORITY= "A";
//A or B
parameter FULL ADDER= "ON":
         {cin_reg,serial_in_reg,red_op_A_reg,red_op_B_reg,bypass_A_reg,bypass_B_reg,direction_reg,A_reg,B_reg,opcode_reg} <=
{cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,direction,A,B,opcode};</pre>
          case ({bypass_A_reg,bypass_B_reg})
              2'b10:
2'b01:
2'b11: begin
                                                          {out,leds} <= {A_reg,16'b0};
{out,leds} <= {B_reg,16'b0};
                  if (INPUT_PRIORITY == "A") {out,leds} <= {A_reg,16'b0};
else if (INPUT_PRIORITY == "B") {out,leds} <= {B_reg,16'b0};
                   case (opcode_reg)
    3'b000: begin
    case ({red_op_A_reg,red_op_B_reg})
                                                                               {out,leds} <= {(&A_reg),16'b0};
{out,leds} <= {&B_reg,16'b0};
                                    {out,leds} <= {(A_reg & B_reg) ,16'b0};
                       3'b001: begin
case ({red_op_A_reg,red_op_B_reg})
                                                                               {out,leds} <= {(^A_reg),16'b0};
{out,leds} <= {(^B_reg),16'b0};
                                   {out,leds} <= {(A_reg ^ B_reg) , 16'b0};
                                                                                 //Addition
{out,leds} <= {6'b0 , ~leds};</pre>
                             else if (FULL_ADDER == "ON") begin

out <= A_reg + B_reg + cin_reg;

leds <= 0;
                        3'b011: begin
if (red_op_A_reg || red_op_B_reg)
                                                                                  //Multiplication
{out,leds} <= {6'b0 , ~leds};</pre>
```

Figure 1: Q1 Code

```
initial begin
  rst-1; cin=0; serial_in=0; red_op_A=0; red_op_B=0; bypass_A=0; bypass_B=0; direction=0; A=0; B=0; opcode=0; //red_op_a=0; red_op_B=0; bypass_A=0; bypass_B=0; direction=0; A=0; B=0; opcode=0; //red_op_a=0; red_op_a=0; bypass_B=0; direction=0; A=0; B=0; opcode=0; //red_op_a=0; direction=0; A=0; bypass_B=0; direction=0; A=0; bypass_B=0; direction=0; direction=0;
                        rst=0; bypass_A=1; bypass_B=1;
for (1=0; 1<0; 1=1+1) begin
A=$random; B=$random; opcode=$urandom_range(0,5);
@(negedge clk);
@(negedge clk);
if (out != A) begin
$display("Error in bypass!!");
$stop;
and
                             bypass_A=0; bypass_B=0; opcode=0;
for (1=0; 1<d; 1=1+1) begin
    A=frandom; b=frandom; red_op_A=frandom; red_op_B=frandoom;
@(negedge clk);
@(negedge clk);
if ((out != &A) && red_op_A) begin
    $display("Error in reduction AMD A operation!!");
    $stop;
end</pre>
                                                     end
else if (out!= &8) && red_op_8) begin
$display("Error in reduction AND 8 operation!!");
$stop;
end
end
end
$\frac{1}{2} \text{ step} \text{ (out 1= &8) begin}
$\frac{1}{2} \text{ (out 1= &8) begin}
$\text{ (out 1= &8) & red_op_8) begin}
$\text{ (ou
                                                        end
else if ((out != A&B) && !red_op_A && !red_op_B) begin
$display("Error in AND operation!!");
$stop;
                      opcode=1;
for (i=0; i<4; i=i+1) begin
    Asfrandom; Basfrandom; red_op_Asfrandom; red_op_Bsfrandoom;
@(negodge clk);
if ((out != *A) && red_op_A) begin
    Sdisplay("Error in reduction XOR A operation!!");
    Sstop;
end.
                                                   end
else if ((out != "8) && red_op_8) begin
$display("Error in reduction XOR 8 operation!!");
$stop;
                                                     end else if ((out !- (A^B)) && !red_op_A && !red_op_B) begin 
$display("Error in XON operation!!"); 
$stop;
```

Figure2: Q1 Testbench




Figure3: Q1 Wave1




Figure 4: Q1 Wave 2




Figure5: Q1 Wave3



Figure6: Q1 Wave4




Figure7: Q1 Lint

```
run_ALSU.do
    vlib work
    vlog ALSU.v ALSU_tb.v
   vsim -voptargs=+acc ALSU tb
    add wave *
    run -all
    #quit -sim
```

Figure8: Q1 D0 File




Figure9: Q1 RTL




Figure 10: Q1 Synthesis




Figure 11: Q1 Device



Figure 12: Q1 Messages

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.261 ns	Worst Hold Slack (WHS):	0.206 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	22	Total Number of Endpoints:	22	Total Number of Endpoints:	39

Figure 13: Q1 Synthesis Timing Report

esign Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	2.874 ns	Worst Hold Slack (WHS):	0.032 ns	Worst Pulse Width Slack (WPWS):	3.750 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	4884	Total Number of Endpoints:	4868	Total Number of Endpoints:	2864

Figure 14: Q1 Implementation Timing Report



Figure 15: Q1 Synthesis Utilization Report




Figure 16: Q1 Implementation Utilization Report

```
## Configuration options, can be used for all designs

set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property CFGBVS VCCO [current_design]

set_property CFGBVS VCCO [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]


set_property CONFIG_MODE SPIX4 [current_design]
```

Figure 17: Q1 Constraints File

2) Simplified DSP:

```
module Simplified_DSP (input clk,rst_n, input [17:0] A,B,D, input [47:0] C, output reg [47:0] P);
   parameter OPERATION = "ADD";
                                              //Supported operations: ADD, SUBTRACT
   reg [17:0] D_reg, B_reg, A_reg;
4 reg [47:0] C_reg;
5 reg [18:0] DB_Operation_reg;
6 reg [17:0] A_reg_reg;
   reg [36:0] ADB_Multiply_reg;
   always @(posedge clk) begin
       if(!rst_n) begin
            P <= 0;
           D_reg <= 0;
           B_reg <= 0;
           A_reg <= 0;
           C_reg <= 0;</pre>
           DB_Operation_reg <= 0;</pre>
           A_reg_reg <= 0;
           ADB_Multiply_reg <=0;
           D_reg <= D;
           B_reg <= B;
           A_reg <= A;
           C_reg <= C;</pre>
           A_reg_reg <= A_reg;</pre>
           ADB_Multiply_reg <= DB_Operation_reg * A_reg_reg;
        if(OPERATION == "ADD") begin
                DB_Operation_reg <= D_reg + B_reg;</pre>
                P <= ADB_Multiply_reg + C_reg;</pre>
            end
            else if(OPERATION == "SUBTRACT") begin
                DB_Operation_reg <= D_reg - B_reg;</pre>
                P <= ADB_Multiply_reg - C_reg;</pre>
```

Figure 18: Q2 Code



```
vviib work
vlog Simplified_DSP.v Simplified_DSP_tb.v
vsim -voptargs=+acc Simplified_DSP_tb
add wave *
run -all
f #quit -sim
```

Figure 20: Q2 Do File

```
1 module Simplified_DSP_tb ();
  reg clk,rst_n;
   reg [17:0] A,B,D;
4 reg [47:0] C, P_expected;
5 wire [47:0] P;
6 parameter OPERATION = "ADD";
9 Simplified_DSP #(OPERATION) DUT(clk,rst_n,A,B,D,C,P);
   initial begin
       clk=0;
       forever #10 clk=~clk;
       rst_n=0; A=10; B=15; C=20; D=259; P_expected=0;
       @(negedge clk);
       if (P != P_expected) begin
           $display("Error in reset!!");
           $stop;
       rst_n=1; D=30; B=5; A=10; C=50; P_expected=400; //P=((D+B)*A)+C
       repeat (4) @(negedge clk);
       if (P != P_expected) begin
           $display("Error!!");
           $stop;
       D=100; B=50; A=2; C=500; P_expected=800;
       repeat (4) @(negedge clk);
       if (P != P_expected) begin
           $display("Error!!");
           $stop;
       D=300; B=700; A=3; C=500; P_expected=3500;
       repeat (4) @(negedge clk);
       if (P != P_expected) begin
           $display("Error!!");
           $stop;
       $stop;
```

Figure21: Q2 Testbench




Figure22: Q2 Lint




Figure23: Q2 RTL




Figure 24: Q2 Synthesis




Figure25: Q2 Device1




Figure 26: Q2 Device 2



Figure27: Q2 Messages



Figure 28: Q2 Synthesis Timing Report




Figure 29: Q2 Implementation Timing Report




Figure 30: Q2 Synthesis Utilization Report




Figure 31: Q2 Implementation Utilization Report

3) TDM:

```
V TDM.v > ...
      module TDM (input clk,rst, input [1:0] in0,in1,in2,in3, output reg [1:0] out);
      reg [1:0] counter_reg;
      always @(posedge clk or posedge rst) begin
          if (rst)
                     counter_reg <= 0;
                        counter_reg <= counter_reg + 1;</pre>
      always @(*) begin
        case (counter reg)
         2'b00:
                   out = in0;
         2'b01:
                    out = in1;
         2'b10:
                   out = in2;
                   out = in3;
          2'b11:
         default: out = 0;
      end
      endmodule
```

Figure 32: Q3 Code






Figure 34: Q3 Lint

```
module TDM_tb ();
reg [1:0] in0,in1,in2,in3;
wire [1:0] out;
TDM DUT(clk,rst,in0,in1,in2,in3,out);
    clk=0;
    forever #10 clk=~clk;
   rst=1; in0=0; in1=1; in2=2; in3=3;
    @(negedge clk);
    if (out != in0) begin
        $display("Error in Reset!!");
        $stop;
    rst=0;
    @(negedge clk);
    if (out != in1) begin
        $display("Error!!");
        $stop;
        $display("Error!!");
        $stop;
        $display("Error!!");
        $stop;
    if (out != in0) begin
        $display("Error!!");
        $stop;
    @(negedge clk);
if (out != in1) begin
        $display("Error!!");
        $display("Error!!");
        $stop;
        $display("Error!!");
        $stop;
    $stop;
```

Figure 35: Q3 Testbench

```
run_TDM.do
vlib work
vlog TDM.v TDM_tb.v
vsim -voptargs=+acc TDM_tb
add wave *
run -all
#quit -sim
```

Figure 36: Q3 D0 File




Figure 37: Q3 RTL




Figure 38: Q3 Synthesis




Figure 39: Q3 Messages




Figure 40: Q3 Device 1




Figure41: Q3 Device2

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.578 ns	Worst Hold Slack (WHS):	0.144 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints:	3

Figure 42: Q3 Synthesis Timing Report

Design Timing Summary Pulse Width Hold Setup Worst Negative Slack (WNS): 8.358 ns Worst Hold Slack (WHS): 0.411 ns Worst Pulse Width Slack (WPWS): 4.500 ns Total Negative Slack (TNS): 0.000 ns Total Hold Slack (THS): Total Pulse Width Negative Slack (TPWS): 0.000 ns 0.000 ns Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Total Number of Endpoints: 2 Total Number of Endpoints: 2 Total Number of Endpoints: 3 All user specified timing constraints are met.

Figure 43: Q3 Implementation Timing Report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N TDM		3	2	12	1

Figure 44: Q3 Synthesis Utilization Report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N TDM		3	2	1	3	1	12	1

Figure 45: Q3 Implementation Utilization Report