

Digital Design Diploma

Project 1 : DSP48A1

Name	Kareem Hassan Atif
Group	G2

Submitted to: Eng. Kareem Waseem

Contents:

1. Register With MUX	2
1.1 Code.....	2
1.2 RTL.....	2
1.3 Testbench.....	3
1.4 Wave Snippets.....	4
2. DSP48A1.....	5
2.1 Code.....	5
2.2 Testbench.....	6
2.3 Wave Snippets.....	7
2.4 DO File.....	7
2.5 Linting.....	7
2.6 Constraint File	8
2.7 RTL.....	8
2.8 Synthesis.....	9
2.9 Implementation.....	12
2.10 Timing Report.....	13
2.11 Utilization Report.....	13
2.12 Messages.....	14

1) Register with MUX:

```

1  module Reg_MUX #(parameter WIDTH=18, parameter REG=1, parameter RSTTYPE = "SYNC")
2  (input clk,rst,enable, input [WIDTH-1:0] D, output [WIDTH-1:0] out);
3  reg [WIDTH-1:0] D_reg;
4
5  generate
6      if (RSTTYPE == "SYNC") begin
7          always @(posedge clk) begin
8              if (rst)          D_reg <= 0;
9              else if (enable)  D_reg <= D;
10             end
11
12             assign out = REG? D_reg : D;
13         end
14
15     else if (RSTTYPE == "ASYNC") begin
16         always @(posedge clk or posedge rst) begin
17             if (rst)          D_reg <= 0;
18             else if (enable)  D_reg <= D;
19         end
20
21         assign out = REG? D_reg : D;
22     end
23 endgenerate
24 endmodule

```

Figure 1: Reg_MUX Code




Figure 2: Reg_MUX RTL (Select=0)




Figure 3: Reg_MUX RTL (Select=1)

```

1 module Reg_MUX_tb_0 ();           //Direct Data with ASYNC Reset
2 parameter WIDTH=18;
3 parameter REG=0;                   //(0 -> Direct "Combinational without clk") or (1 -> Register "Sequential with clk")
4 parameter RSTTYPE = "ASYNC";      //ASYNC or SYNC reset
5 reg clk,rst,enable;
6 reg [WIDTH-1:0] D;
7 wire [WIDTH-1:0] out;
8
9 /*module Reg_MUX #(parameter WIDTH=18, parameter REG=1, parameter RSTTYPE = "SYNC")
10 (input clk,rst,enable, input [WIDTH-1:0] D, output reg [WIDTH-1:0] out);*/
11 Reg_MUX #(WIDTH, REG, RSTTYPE) DUT(clk, rst, enable, D, out);
12
13 initial begin
14     clk=0;
15     forever #5 clk=~clk;
16 end
17
18 initial begin
19     rst=1;
20     repeat(5) begin
21         enable=$random; D=$random;
22         #2;
23         if (out != D) begin
24             $display("Error in Data Transfer");
25             $stop;
26         end
27     end
28
29     rst=0;
30     repeat(5) begin
31         enable=$random; D=$random;
32         #2;
33         if (out != D) begin
34             $display("Error in Data Transfer");
35             $stop;
36         end
37     end
38     $stop;
39 end
40 endmodule

```

Figure 4: Reg_MUX Testbench (Async Reset and Select=0)

```

1 module Reg_MUX_tb_1 ();           //Registered Data with SYNC Reset
2 parameter WIDTH=18;
3 parameter REG=1;                   //(0 -> Direct "Combinational without clk") or (1 -> Register "Sequential with clk")
4 parameter RSTTYPE = "SYNC";      //ASYNC or SYNC reset
5 reg clk,rst,enable;
6 reg [WIDTH-1:0] D;
7 wire [WIDTH-1:0] out;
8
9 /*module Reg_MUX #(parameter WIDTH=18, parameter REG=1, parameter RSTTYPE = "SYNC")
10 (input clk,rst,enable, input [WIDTH-1:0] D, output reg [WIDTH-1:0] out);*/
11 Reg_MUX #(WIDTH, REG, RSTTYPE) DUT(clk, rst, enable, D, out);
12
13 initial begin
14     clk=0;
15     forever #5 clk=~clk;
16 end
17
18 initial begin
19     rst=1; enable=1; D=1;
20     @(negedge clk);
21     if (out) begin
22         $display("Error in Reset");
23         $stop;
24     end
25
26     rst=0;
27     repeat(10) begin
28         enable=$random; D=$random;
29         @(negedge clk);
30         if (enable && out != D) begin
31             $display("Error in Data Transfer");
32             $stop;
33         end
34     end
35     $stop;
36 end
37 endmodule

```

Figure 5: Reg_MUX Testbench (Sync Reset and Select=1)




Figure 6: Reg_MUX Wave (Async Reset and Select=0)



Figure 7: Reg_MUX Wave (Sync Reset and Select=1)

2) DSP48A1:

```

1 module DSP #(parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,
2 CARRYOUTREG=1,OPMODEREG=1, // (0 -> Direct) or (1 -> Register)
3 CARRYINSEL= "OPMODE5", //CARRYIN or OPMODE5 (for selecting carry input)
4 B_INPUT= "DIRECT", //DIRECT or CASCADE (for selecting B input)
5 RSTTYPE= "SYNC" //SYNC or ASYNC (for selecting register reset type)
6 )
7 (input [17:0] A,B,BCIN /*BOUT from previous stage*/, D, input [47:0] C,PCIN /*POUT from previous stage*/,
8 input [7:0] OPMODE, input clk,CARRYIN /*Carry in to the post adder*/,
9 RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN,RSTOPMODE, //Reset Signals
10 CEA,CEB,CEC,CED,CEM,CEP,CECARRYIN,CEOPMODE, //Enable Signals
11 output [17:0] BCOUT /*Cascade output for B for the next stage*/,
12 output [47:0] P /*Output P*/, PCOUT /*Cascade output for P for the next stage*/,
13 output [35:0] M /*Multiplier output M*/,
14 output CARRYOUT,CARRYOUTF /*Carry out from the post adder (Both are the same)*/);
15
16 //Internal Signals
17 wire [17:0] A_MUX,A1_MUX,B_MUX,D_MUX;
18 reg [17:0] B_IN,BCOUT_IN;
19 wire [47:0] C_MUX;
20 reg [47:0] X,Z,OUT;
21 reg [35:0] M_IN;
22 wire [35:0] M_BUFFER;
23 wire [7:0] OPMODE_MUX;
24 reg CIN_IN,COUT_IN;
25 wire CIN;
26
27 //INSTANTIATION OF REGISTERS
28 /*module Reg_MUX #(parameter WIDTH=18, parameter REG=1, parameter RSTTYPE = "SYNC")
29 (input clk,rst,enable, input [WIDTH-1:0] D, output reg [WIDTH-1:0] out);*/
30 Reg_MUX #(8,OPMODEREG,RSTTYPE) OPMODE_REG(clk,RSTOPMODE,CEOPMODE,OPMODE,OPMODE_MUX);
31 Reg_MUX #(18,DREG,RSTTYPE) D_REG(clk,RSTD,CED,D,D_MUX);
32 Reg_MUX #(18,B0REG,RSTTYPE) B0_REG(clk,RSTB,CEB,B_IN,B_MUX);
33 Reg_MUX #(18,B1REG,RSTTYPE) B1_REG(clk,RSTB,CEB,BCOUT_IN,BCOUT);
34 Reg_MUX #(18,A0REG,RSTTYPE) A0_REG(clk,RSTA,CEA,A,A_MUX);
35 Reg_MUX #(18,A1REG,RSTTYPE) A1_REG(clk,RSTA,CEA,A_MUX,A1_MUX);
36 Reg_MUX #(48,CREG,RSTTYPE) C_REG(clk,RSTC,CEC,C,C_MUX);
37 Reg_MUX #(36,MREG,RSTTYPE) M_REG(clk,RSTM,CEM,M_IN,M_BUFFER);
38 Reg_MUX #(1,CARRYINREG,RSTTYPE) CYI(clk,RSTCARRYIN,CECARRYIN,CIN_IN,CIN);
39 Reg_MUX #(1,CARRYOUTREG,RSTTYPE) CYO(clk,RSTCARRYIN,CECARRYIN,COUT_IN,CARRYOUT);
40 Reg_MUX #(48,PREG,RSTTYPE) P_REG(clk,RSTP,CEP,OUT,P);
41
42 genvar i;
43 generate
44 for (i = 0; i < 36; i = i + 1)
45 buf (M[i], M_BUFFER[i]); //The buffer
46 endgenerate
47
48 assign CARRYOUTF = CARRYOUT;
49 assign PCOUT = P;
50 always @(*) begin
51 B_IN = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0;
52 if (OPMODE_MUX[4]) BCOUT_IN = (OPMODE_MUX[6] ? (D_MUX-B_MUX) : (D_MUX+B_MUX);
53 else BCOUT_IN = B_MUX;
54 M_IN = A1_MUX * BCOUT;
55 CIN_IN = (CARRYINSEL == "OPMODE5") ? OPMODE_MUX[5] : (CARRYINSEL == "CARRYIN") ? CARRYIN : 0;
56 case (OPMODE_MUX[1:0])
57 0: X = 0;
58 1: X = {12'b0,M_BUFFER};
59 2: X = P;
60 3: X = {D_MUX[11:0],A1_MUX,BCOUT};
61 default : X = 0;
62 endcase
63 case (OPMODE_MUX[3:2])
64 0: Z = 0;
65 1: Z = PCIN;
66 2: Z = P;
67 3: Z = C_MUX;
68 default : Z = 0;
69 endcase
70 {COUT_IN,OUT} = OPMODE_MUX[7] ? (Z - (X + CIN)) : (Z + X + CIN);
71 end
72 endmodule

```

Figure 8: DSP48A1 Code

```

1 module DSP_tb ();
2 parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,
3 CARRYOUTREG=1,OPMODEREG=1; // (0 -> Direct) or (1 -> Register)
4 parameter CARRYINSEL= "OPMODE5"; // CARRYIN or OPMODE5 (for selecting carry input)
5 parameter B_INPUT= "DIRECT"; // DIRECT or CASCADE (for selecting B input)
6 parameter RSTTYPE= "SYNC"; // SYNC or ASYNC (for selecting register reset type)
7 reg [17:0] A,B,BCIN, D;
8 reg [47:0] C,PCIN;
9 reg [7:0] OPMODE;
10 reg clk,CARRYIN;
11 reg RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN,RSTOPMODE,
12 CEA,CEB,CEC,CED,CEM,CEP,CECARRYIN,CEOPMODE;
13 wire [17:0] BCOUT;
14 wire [47:0] P, PCOUT;
15 wire [35:0] M;
16 wire CARRYOUT,CARRYOUTF;
17
18 /*module DSP #(parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,
19 CARRYOUTREG=1,OPMODEREG=1,
20 CARRYINSEL= "OPMODE5",
21 B_INPUT= "DIRECT",
22 RSTTYPE= "SYNC")
23 (input [17:0] A,B,BCIN, D, input [47:0] C,PCIN, input [7:0] OPMODE, input clk,CARRYIN,
24 RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN,RSTOPMODE, CEA,CEB,CEC,CED,CEM,CEP,CECARRYIN,CEOPMODE,
25 output [17:0] BCOUT, output [47:0] P, PCOUT, output [35:0] M, output CARRYOUT,CARRYOUTF);*/
26 DSP #(A0REG,A1REG,B0REG,B1REG,CREG,DREG,MREG,PREG,CARRYINREG,
27 CARRYOUTREG,OPMODEREG,CARRYINSEL,B_INPUT,RSTTYPE)
28 DUT(A,B,BCIN,D,C,PCIN,OPMODE,clk,CARRYIN,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN,RSTOPMODE,
29 CEA,CEB,CEC,CED,CEM,CEP,CECARRYIN,CEOPMODE,BCOUT,P,PCOUT,M,CARRYOUT,CARRYOUTF);
30
31 initial begin
32     clk=0;
33     forever #5 clk=~clk;
34 end
35
36 initial begin
37     //Reset Functionality
38     RSTA=1; RSTB=1; RSTC=1; RSTD=1; RSTM=1; RSTP=1; RSTCARRYIN=1; RSTOPMODE=1;
39     CEA=$random; CEB=$random; CEC=$random; CED=$random; CEM=$random; CEP=$random; CECARRYIN=$random; CEOPMODE=$random;
40     A=$random; B=$random; BCIN=$random; D=$random; C=$random; PCIN=$random; OPMODE=$random; CARRYIN=$random;
41     @(negedge clk);
42     if (P || PCOUT || M || BCOUT || CARRYOUT || CARRYOUTF) begin
43         $display("Error in Reset!!");
44         $stop;
45     end
46     RSTA=0; RSTB=0; RSTC=0; RSTD=0; RSTM=0; RSTP=0; RSTCARRYIN=0; RSTOPMODE=0;
47     CEA=1; CEB=1; CEC=1; CED=1; CEM=1; CEP=1; CECARRYIN=1; CEOPMODE=1;
48
49     //Path 1
50     A=20; B=10; D=25; C=350; OPMODE=8'b11011101; PCIN=$random; BCIN=$random; CARRYIN=$random;
51     repeat (4) @(negedge clk);
52     if (BCOUT != 15 || M != 300 || P != 50 || PCOUT != 50 || CARRYOUT || CARRYOUTF) begin
53         $display("Error in Path 1!!");
54         $stop;
55     end
56
57     //Path 2
58     A=20; B=10; D=25; C=350; OPMODE=8'b00010000; PCIN=$random; BCIN=$random; CARRYIN=$random;
59     repeat (3) @(negedge clk);
60     if (BCOUT != 35 || M != 700 || P || PCOUT || CARRYOUT || CARRYOUTF) begin
61         $display("Error in Path 2!!");
62         $stop;
63     end
64
65     //Path 3
66     A=20; B=10; D=25; C=350; OPMODE=8'b00001010; PCIN=$random; BCIN=$random; CARRYIN=$random;
67     repeat (3) @(negedge clk);
68     if (BCOUT != 10 || M != 200 || P || PCOUT || CARRYOUT || CARRYOUTF) begin
69         $display("Error in Path 3!!");
70         $stop;
71     end
72
73     //Path 4
74     A=5; B=6; D=25; C=350; OPMODE=8'b10100111; PCIN=3000; BCIN=$random; CARRYIN=$random;
75     repeat (3) @(negedge clk);
76     if (BCOUT != 6 || M != 30 || P != 48'hfe6fffec0bb1 || PCOUT != 48'hfe6fffec0bb1 || !CARRYOUT || !CARRYOUTF) begin
77         $display("Error in Path 4!!");
78         $stop;
79     end
80     $stop;
81 end
82 endmodule

```

Figure 9: DSP48A1 Testbench




Figure 10: DSP48A1 Wave

```

Transcript
# Loading work.Reg_MUX(fast_1)
# Loading work.Reg_MUX(fast_2)
# Loading work.Reg_MUX(fast_3)
# Loading work.Reg_MUX(fast_4)
# Loading work.Reg_MUX(fast_5)
# ** Note: $stop : DSP_tb.v(80)
# Time: 140 ns Iteration: 1 Instance: /DSP_tb
# Break in Module DSP_tb at DSP_tb.v line 80
VSIM 6>

```

Figure 11: DSP48A1 Transcript

```

1 vlib work
2 vlog DSP.v DSP_tb.v
3 vsim -voptargs=+acc DSP_tb
4 add wave *
5 run -all
6 #quit -sim

```

Figure 12: DSP48A1 DO File

Name	Count
Resolved(verified, fixed, waived)	7
Info	7
condition_const	3
parameter_name_duplicate	1
always_signal_assign_large	1
multi_ports_in_single_line	2

Figure 13: DSP48A1 Linting


```

1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports clk]
8  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
9
10 ## Configuration options, can be used for all designs
11 set_property CONFIG_VOLTAGE 3.3 [current_design]
12 set_property CFBVS VCC0 [current_design]
13
14 ## SPI configuration mode options for QSPI boot, can be used for all designs
15 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
16 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
17 set_property CONFIG_MODE SPIx4 [current_design]

```

Figure 14: DSP48A1 Constraint File




Figure 15: DSP48A1 RTL




Figure 16: DSP48A1 Synthesis Schematic




Figure 17: DSP48A1 Detailed Synthesis Schematic




Figure 18: DSP48A1 Zoomed Synthesis Schematic (1)




Figure 19: DSP48A1 Zoomed Detailed Synthesis Schematic




Figure 20: DSP48A1 Zoomed Synthesis Schematic (2)




Figure 21: M_REG with DSP48E1




Figure 22: Device




Figure 23: Zoomed Device




Figure 24: DSP48E1

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.168 ns	Worst Hold Slack (WHS): 0.182 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 87	Total Number of Endpoints: 87	Total Number of Endpoints: 162

All user specified timing constraints are met.

Figure 25: DSP48A1 Synthesis Timing Report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.858 ns	Worst Hold Slack (WHS): 0.273 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 181

All user specified timing constraints are met.

Figure 26: DSP48A1 Implementation Timing Report

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP	230	160	1	327	1
A1_REG (Reg_MUX_...	0	18	0	0	0
B1_REG (Reg_MUX_...	0	18	0	0	0
C_REG (Reg_MUX_p...	0	48	0	0	0
CYI (Reg_MUX_para...	1	1	0	0	0
CYO (Reg_MUX_para...	0	1	0	0	0
D_REG (Reg_MUX_p...	0	18	0	0	0
M_REG (Reg_MUX_p...	0	0	1	0	0
OPMODE_REG (Reg_...	228	8	0	0	0
P_REG (Reg_MUX_p...	0	48	0	0	0

Figure 27: DSP48A1 Synthesis Utilization Report

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP	229	179	98	229	50	1	327	1
A1_REG (Reg_MUX_...	0	18	6	0	0	0	0	0
B1_REG (Reg_MUX_...	0	36	10	0	0	0	0	0
C_REG (Reg_MUX_p...	0	48	14	0	0	0	0	0
CYI (Reg_MUX_para...	1	1	1	1	1	0	0	0
CYO (Reg_MUX_para...	0	2	2	0	0	0	0	0
D_REG (Reg_MUX_p...	0	18	10	0	0	0	0	0
M_REG (Reg_MUX_p...	0	0	0	0	0	1	0	0
OPMODE_REG (Reg_...	228	8	75	228	0	0	0	0
P_REG (Reg_MUX_p...	0	48	12	0	0	0	0	0

Figure 28: DSP48A1 Implementation Utilization Report




Figure 29: Messages




Figure 30: Warnings

- There are no errors. There are "unconnected port" warnings because of the unused inputs (BCIN – CARRYIN).