Digital Design Diploma

Assignment 1

Combinational Circuit Design

Name	كريم حسن عاطف علي		
Group	G2		

Submitted to: Eng. Kareem Waseem

1)

```
Q1.v > = Q1
1    module Q1 (input A,B,C,D,E,F,sel, output out,out_bar);
2    wire w0,w1;
3    assign w0= A&B&C;
4    assign w1= ~(D^E^F);
5    assign out = (sel) ? w1 : w0;
6    assign out_bar = ~out;
7    endmodule
```

Figure 1: Q1 Code




Figure2: Q1 Wave

2)

Figure 3: Q2 Code




Figure 4: Q2 Wave

3)

```
Adder 4-bits.v > Adder_4bits

1    module Adder_4bits (input [3:0] A,B, output [3:0] C);
2    assign C = A + B;
3    endmodule
```

Figure 5: Q3 Code




Figure 6: Q3 Wave

4)



Figure 7: Q4 Code




Figure 8: Q4 Wave

5)




Figure 9: Q5 Code

	8'b00011100	01010010	10010010	10010011	00011100
out_with_parity	9'b000111001	010100101	100100101	100100110	000111001

Figure 10: Q5 Wave

6)

```
ALU with 7-Segment display.v > ...
      module ALU_with_7Segment_display #(parameter WIDTH = 4)
      (input [WIDTH-1:0] A, B, input [1:0] opcode, input Enable, output reg a,b,c,d,e,f,g);
      wire [WIDTH-1:0] result;
      N_bit_ALU #(.N(WIDTH)) ALU(.in0(A), .in1(B), .opcode(opcode), .out(result));
      always @(*) begin
          if (Enable) begin
              case (result)
                  4'b0000: {a,b,c,d,e,f,g} = 7'b1111110; // 0
                  4'b0001: {a,b,c,d,e,f,g} = 7'b0110000;
                  4'b0010: {a,b,c,d,e,f,g} = 7'b1101101;
                  4'b0011: {a,b,c,d,e,f,g} = 7'b1111001; //
                  4'b0100: {a,b,c,d,e,f,g} = 7'b0110011;
                  4'b0101: {a,b,c,d,e,f,g} = 7'b1011011;
                  4'b0110: {a,b,c,d,e,f,g} = 7'b1011111; // 6
                  4'b0111: {a,b,c,d,e,f,g} = 7'b1110000;
                  4'b1000: {a,b,c,d,e,f,g} = 7'b1111111;
                  4'b1001: {a,b,c,d,e,f,g} = 7'b1111011; // 9
                  4'b1010: {a,b,c,d,e,f,g} = 7'b1110111; // A
                  4'b1011: {a,b,c,d,e,f,g} = 7'b0011111; // B
                  4'b1100: {a,b,c,d,e,f,g} = 7'b1001110; // C
                  4'b1101: \{a,b,c,d,e,f,g\} = 7'b0111101; // D
                  4'b1110: {a,b,c,d,e,f,g} = 7'b1001111; //
                  4'b1111: {a,b,c,d,e,f,g} = 7'b1000111; // F
                  default: \{a,b,c,d,e,f,g\} = 7'b00000000; // Off for other values
              endcase
          end
               {a,b,c,d,e,f,g} = 7'b00000000; // Off when Enable is low
      endmodule
```

Figure 11: Q6 Code




Figure 12: Q6 Wave