{"payload":{"header_redesign_enabled":false,"results":[{"id":"330124273","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"KareimGazer/PCI_Target_Device","hl_trunc_description":"Verilog simulation for a Target Device on a PCI bus with read and write transactions.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":330124273,"name":"PCI_Target_Device","owner_id":49312818,"owner_login":"KareimGazer","updated_at":"2021-02-12T18:53:05.273Z","has_issues":true}},"sponsorable":false,"topics":["verilog","pci","xilinx-vivado","pci-devices","xilin"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AKareimGazer%252FPCI_Target_Device%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/KareimGazer/PCI_Target_Device/star":{"post":"f_Mpp4rdnye04FxU3QeqXRCTLuQLNX_Qr11UjX33sbRPEq1wGeuleAPW4-vQtvJgFlVrsqeKi1GL4U4kXuAPOA"},"/KareimGazer/PCI_Target_Device/unstar":{"post":"hUqAYV0Lxs3ZHYYHBJBP3YnXF9g6D7E2QNCx7oy_6961IHb8cAVdgNxgqdC_5f6Om2bGHDerQmV88CjHo_bUaA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pkc93AeQTMfQ2329yl0jiYeon3WIqDMFmOqHnn3lXTAyHZXs1hEyF0i8t6xhyWbaxR28DF8dSvJWG7JRUhttIQ"}}},"title":"Repository search results"}