Preliminary W24M512A



64 K × 8 HIGH SPEED CMOS STATIC RAM

GENERAL DESCRIPTION

The W24M512A is a high speed, low power CMOS static RAM organized as 65536×8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.

FEATURES

High speed access time: 15/20 nS (max.)


· Low power consumption:

- Active: 250 mW (typ.)

• Single +5V power supply


Fully static operation

PIN CONFIGURATION



- · All inputs and outputs directly TTL compatible
- · Three-state outputs
- Output level: 3.3 V
- Available packages: 32-pin 300 mil SOJ and skinny DIP

BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A15	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CS1, CS2	Chip Select Inputs
WE	Write Enable Input
ŌĒ	Output Enable Input
VDD	Power Supply
Vss	Ground
NC	No Connection



DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Vss Potential	-0.5 to +7.0	V
Input/Output to Vss Potential	-0.5 to VDD +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

TRUTH TABLE

CS1	CS2	ŌĒ	WE	MODE	I/O1-I/O8	VDD CURRENT
Н	Х	Х	Х	Not Selected	High Z	ISB, ISB1
Х	L	Х	Х	Not Selected	High Z	ISB, ISB1
L	Н	Н	Н	Output Disable	High Z	IDD
L	Н	L	Н	Read	Data Out	IDD
L	Н	Х	L	Write	Data In	IDD

OPERATING CHARACTERISTICS

(Vpp= 5V \pm 5%, Vss= 0V, Ta= 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Input Low Voltage	VIL	-		-0.5	-	+0.8	V
Input High Voltage	ViH	-		+2.2	-	VDD +0.5	V
Input Leakage Current	ILI	VIN= Vss to VDD		-10	-	+10	μА
Output Leakage Current	lLO	VI/O= Vss to VDD CS1= VIH or CS2= VIL or OE = VIH or WE = VIL		-10	-	+10	μА
Output Low Voltage	Vol	IOL= +8.0 mA		•	-	0.4	V
Output High Voltage	Voн	IOH= -4.0 mA		2.4	-	3.4	V
Operating Power Supply Current	loo	CS1= VIL, CS2= VIH I/O= 0 mA, Cycle= Min	15	-	-	200	mA
		Duty= 100%	20	-	-	160	
Standby Power Supply Current	ISB	CS1= VIH, or CS2= VIL Cycle= MIN, Duty= 1009	<u></u>	-	-	30	mA
	ISB1	CS1 ≥ VDD -0.2 V or CS2 ≤ 0.2 V		-	-	10	mA

Note: Typical characteristics are at VDD= 5V, Ta= 25° C.



CAPACITANCE

(VDD= 5V, Ta= 25° C, f= 1MHz)


PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	Cin	VIN= 0V	8	pF
Input/Output Capacitance	CI/O	Vout= 0V	10	pF

Note: These parameters are sampled but not 100% tested.

AC TEST CONDITIONS

PARAMETER	CONDITIONS
input Pulse Levels	0 V to 3 V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5 V
Output Load	CL= 30 pF, IOH/IOL= -4 mA/8 mA

AC TEST LOADS AND WAVEFORM



- 3 -



AC CHARACTERISTICS

(VDD= $5V \pm 5\%$, Vss= 0V, Ta= 0 to 70° C)

(1) Read Cycle

PARAMETER		SYM.	W24M	512A-15	W24M512A-20		UNIT
			MIN. MAX. M		MIN.	MAX.	
Read Cycle Time		TRC	15	-	20	-	nS
Address Access Time		TAA	-	15	-	20	nS
Chip Select Access Time	CS1	TACS1		15	<u>-</u>	20	nS
	CS2	TACS2	-	15	-	20	nS
Output Enable to Output Valid		TAOE	-	7	-	10	nS
Chip Selection to Output in Low Z	CS1	TCLZ1*	3	-	3	-	nS
	CS2	TCLZ2*	3	-	3	-	nS
Output Enable to Output in Low Z		Tolz*	0		0	-	nS
Chip Deselection to Output in High Z	CS1	TCHZ1*	-	7	•	10	nS
	CS2	TcHZ2*	-	7	-	10	nS
Output Disable to Output in High Z		Тонz*	-	7	-	10	nS
Output Hold from Address Change		Тон	3	-	3	-	nS

^{*} These parameters are sampled but not 100% tested.

(2) Write Cycle

PARAMETER	PARAMETER		W24M5	12A-15	W24M512A-20		UNIT
	Vrite Cycle Time		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time			15		20	-	nS
Chip Selection to End of Write	CS1	Tcw1	13	-	17	-	nS
	CS2	Tcw2	13	-	17	-	nS
Address Valid to End of Write		TAW	13		17	-	nS
Address Setup Time	ddress Setup Time		0		0	-	nS
Write Pulse Width		TWP	10	-	12	-	nS
Write Recovery Time	CS1, WE	TWR1	0	-	0	-	nS
	CS2	TWR2	0	-	0	-	nS
Data Valid to End of Write		Tow	9	-	10	-	nS
Data Hold from End of Write		Трн	0	-	0	-	nS
Write to Output in High Z		Twnz*	-	8	-	10	nS
Output Disable to Output in High.	Output Disable to Output in High Z		_	8	-	10	nS
Output Active from End of Write		Tow	0	-	0	-	nS


^{*} These parameters are sampled but not 100% tested.



TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)




Read Cycle 2

(Chip Select Controlled)



Read Cycle 3


(Output Enable Controlled)






Write Cycle 1

(OE Clock)



Write Cycle 2

(OE = Vil Fixed)



Notes

- 1 During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
- 2 The data output from Dout are the same as the data written to Din during the write cycle.
- 3 Dout provides the read data for the next address.
- 4 Transition is measured ±500 mV from steady state with CL= 5pF. This parameter is guaranteed but not 100% tested.





ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24M512AK-15	15	200	10	300mil Skinny
W24M512AK-20	20	160	10	300mil Skinny
W24M512AJ-15	15	200	10	400mil SOJ
W24M512AJ-20	20	160	10	400mil SOJ


Notes:

^{1.} Winbond reserves the right to make changes to its products without prior notice.

^{2.} Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.



PACKAGE DIMENSIONS 32-Lead P-DIP Skinny (300mil)



	Dimen	sion in	Inches	Dime	nsion i	nmn
Symbol	Min	Nom	Max	Min	Nom	Max
A		-	0.200		<u> </u>	6.08
A۱	0.015		<u> </u>	0.38	=	_
A ₂	0.145	0.150	0.166	3.66	3.81	3.84
В	0.016	0.018	0.022	9.41	0.46	0.66
В۱	0.088	0.060	0.064	1,47	1.62	1.63
C	0.000	0.010	0.014	0.20	0.26	0.36
D	i	†	: -		†——	i —
E	 			 -		-
E۱						
●1	0.090	0.100	0.110	2.29	2.64	2.79
L	8.120	8.130	0.140	1.06	3.30	3.66
	0	=	16	•	1	15
₽.A	0.430	0.450	0.470	10.92	11.43	11.94
S			0.066			1.65

- Dimension D Max & S include mold flash or the bar burns.
 Dimension E1 does not include interlead flash.
 Dimension D & E1 include mold mismatch and are determined at the mold parting line.
 Dimension B1 does not include dambar profusion/intrusion.
 Controlling dimension Inches.
 Controlling dimension inches.
 Controlling dimension areas should be based on
- General appearance spec, should be based on final visual inspection spec.





CORPORATE HEADQUARTERS: No. 4, Creation Rd. III Science-Based Industrial Park Hsinchu, Taiwan, R.O.C. TEL: 886-35-770066

FAX: 886-35-789467

TAIPEI SALES OFFICE:

11FI, No. 115, Sec. 3, Min Sheng E. Rd. Taipei, Taiwan, R.O.C.

TEL: 886-2-7190505 FAX: 886-2-7197502 TLX: 16485 WINTPE

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Road, Kwun Tong, Kowloon, Hong Kong

TEL: 852-7516023-7 FAX: 852-7552064

Winbond Electronics (North America) Corp. 90 West Plumeria Drive San Jose, CA 95134 U.S.A. TEL: 1-408-943-6666 FAX: 1-408-943-6668