



Preliminary W24M512A

64 K \times 8 HIGH SPEED CMOS STATIC RAM


GENERAL DESCRIPTION

The W24M512A is a high speed, low power CMOS static RAM organized as 65536 \times 8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.


FEATURES

- High speed access time: 15/20 nS (max.)
- Low power consumption:
 - Active: 250 mW (typ.)
- Single +5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Output level: 3.3 V
- Available packages: 32-pin 300 mil SOJ and skinny DIP

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A15	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CS1, CS2	Chip Select Inputs
WE	Write Enable Input
OE	Output Enable Input
VDD	Power Supply
VSS	Ground
NC	No Connection



W24M512A

DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Vss Potential	-0.5 to +7.0	V
Input/Output to Vss Potential	-0.5 to V _{DD} +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

TRUTH TABLE

$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	MODE	I/O1-I/O8	V _{DD} CURRENT
H	X	X	X	Not Selected	High Z	ISB, ISB1
X	L	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	H	Output Disable	High Z	I _{DD}
L	H	L	H	Read	Data Out	I _{DD}
L	H	X	L	Write	Data In	I _{DD}

OPERATING CHARACTERISTICS

(V_{DD}= 5V ± 5%, V_{SS}= 0V, T_a= 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Low Voltage	V _{IL}	-	-0.5	-	+0.8	V
Input High Voltage	V _{IH}	-	+2.2	-	V _{DD} +0.5	V
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{DD}	-10	-	+10	μA
Output Leakage Current	I _{LO}	V _{I/O} = V _{SS} to V _{DD} $\overline{CS1}$ = V _{IH} or CS2= V _{IL} or \overline{OE} = V _{IH} or \overline{WE} = V _{IL}	-10	-	+10	μA
Output Low Voltage	V _{OL}	I _{OL} = +8.0 mA	-	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0 mA	2.4	-	3.4	V
Operating Power Supply Current	I _{DD}	$\overline{CS1}$ = V _{IL} , CS2= V _{IH} I/O= 0 mA, Cycle= Min Duty= 100%	15	-	200	mA
			20	-	160	
Standby Power Supply Current	ISB	$\overline{CS1}$ = V _{IH} , or CS2= V _{IL} Cycle= MIN, Duty= 100%	-	-	30	mA
	ISB1	$\overline{CS1} \geq V_{DD} - 0.2$ V or CS2 ≤ 0.2 V	-	-	10	

Note: Typical characteristics are at V_{DD}= 5V, T_a= 25° C



W24M512A

CAPACITANCE

(V_{DD}= 5V, T_a= 25° C, f= 1MHz)


PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	8	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0V	10	pF

Note: These parameters are sampled but not 100% tested.

AC TEST CONDITIONS

PARAMETER	CONDITIONS
Input Pulse Levels	0 V to 3 V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5 V
Output Load	C _L = 30 pF, I _{OH} /I _{OL} = -4 mA/8 mA

AC TEST LOADS AND WAVEFORM





W24M512A

AC CHARACTERISTICS

(V_{DD}= 5V ± 5%, V_{SS}= 0V, T_a= 0 to 70° C)

(1) Read Cycle

PARAMETER		SYM.	W24M512A-15		W24M512A-20		UNIT
			MIN.	MAX.	MIN.	MAX.	
Read Cycle Time		TRC	15	-	20	-	nS
Address Access Time		TAA	-	15	-	20	nS
Chip Select Access Time	$\overline{CS1}$	TACS1	-	15	-	20	nS
	CS2	TACS2	-	15	-	20	nS
Output Enable to Output Valid		TAOE	-	7	-	10	nS
Chip Selection to Output in Low Z	$\overline{CS1}$	TCLZ1*	3	-	3	-	nS
	CS2	TCLZ2*	3	-	3	-	nS
Output Enable to Output in Low Z		TOLZ*	0	-	0	-	nS
Chip Deselection to Output in High Z	$\overline{CS1}$	TCHZ1*	-	7	-	10	nS
	CS2	TCHZ2*	-	7	-	10	nS
Output Disable to Output in High Z		TOHZ*	-	7	-	10	nS
Output Hold from Address Change		TOH	3	-	3	-	nS

* These parameters are sampled but not 100% tested.

(2) Write Cycle


PARAMETER		SYM.	W24M512A-15		W24M512A-20		UNIT
			MIN.	MAX.	MIN.	MAX.	
Write Cycle Time		TWC	15	-	20	-	nS
Chip Selection to End of Write	$\overline{CS1}$	TCW1	13	-	17	-	nS
	CS2	TCW2	13	-	17	-	nS
Address Valid to End of Write		TAW	13	-	17	-	nS
Address Setup Time		TAS	0	-	0	-	nS
Write Pulse Width		TWP	10	-	12	-	nS
Write Recovery Time	$\overline{CS1}, \overline{WE}$	TWR1	0	-	0	-	nS
	CS2	TWR2	0	-	0	-	nS
Data Valid to End of Write		TDW	9	-	10	-	nS
Data Hold from End of Write		TDH	0	-	0	-	nS
Write to Output in High Z		TWHZ*	-	8	-	10	nS
Output Disable to Output in High Z		TOHZ*	-	8	-	10	nS
Output Active from End of Write		TOW	0	-	0	-	nS

* These parameters are sampled but not 100% tested.

TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)




Read Cycle 2

(Chip Select Controlled)




Read Cycle 3


(Output Enable Controlled)



Write Cycle 1 (OE Clock)



Write Cycle 2 (OE = V_{IL} Fixed)



Notes

- 1 During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
- 2 The data output from DOUT are the same as the data written to DIN during the write cycle.
- 3 DOUT provides the read data for the next address.
- 4 Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed but not 100% tested.



W24M512A

ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24M512AK-15	15	200	10	300mil Skinny
W24M512AK-20	20	160	10	300mil Skinny
W24M512AJ-15	15	200	10	400mil SOJ
W24M512AJ-20	20	160	10	400mil SOJ




Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.



W24M512A

PACKAGE DIMENSIONS **32-Lead P-DIP Skinny (300mil)**



Symbol	Dimension in Inches			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	—	—	0.200	—	—	5.08
A ₁	0.015	—	—	0.38	—	—
A ₂	0.145	0.180	0.165	3.68	3.81	3.94
B	0.010	0.010	0.022	0.41	0.46	0.56
B ₁	0.008	0.060	0.064	1.47	1.52	1.63
C	0.008	0.010	0.014	0.20	0.25	0.36
D	—	—	—	—	—	—
E	—	—	—	—	—	—
E ₁	—	—	—	—	—	—
Ø ₁	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
Ø	0	—	15	0	—	15
Ø A	0.430	0.480	0.470	10.92	11.43	11.94
S	—	—	0.065	—	—	1.65

Notes

1. Dimension D Max & S include mold flash or tie bar burrs.
2. Dimension E₁ does not include interlead flash.
3. Dimension D & E₁ include mold mismatch and are determined at the mold parting line.
4. Dimension B₁ does not include dambar protrusion/intrusion.
5. Controlling dimension: Inches.
6. General appearance spec. should be based on final visual inspection spec.



CORPORATE HEADQUARTERS:

No. 4, Creation Rd. III
Science-Based Industrial Park
Hsinchu, Taiwan, R.O.C.
TEL: 886-35-770066
FAX: 886-35-789467

TAIPEI SALES OFFICE:

11Fl, No. 115, Sec. 3, Min Sheng E. Rd.
Taipei, Taiwan, R.O.C.
TEL: 886-2-7190505
FAX: 886-2-7197502
TLX: 16485 WINTPE

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,
123 Hoi Bun Road, Kwun Tong,
Kowloon, Hong Kong
TEL: 852-7516023-7
FAX: 852-7552064

**Winbond Electronics
(North America) Corp.**

90 West Plumeria Drive
San Jose, CA 95134 U.S.A.
TEL: 1-408-943-6666
FAX: 1-408-943-6668

Note: All data and specifications are subject to change without notice