Courseware **Course Info** Discussion Wiki **Progress Discussion Guidelines** Resources **Exploring Engineering** Syllabus How to Use Jade Help **OUT-OF-ORDER EXECUTION** 4:15 / 4:15 1.0x Download transcript **Show Discussion** New Post 1. CHECK YOUR UNDERSTANDING Answer the following questions regarding an issue queue entry as described in the video. 1 A. CHECK YOUR UNDERSTANDING (1/1 point) What is the purpose of the comparator circuits (designated as "=?")?

		er the destinate this entry.	tion register number of the issued instruction matches	s one or both of the source
	mine whether		tion register number of the issued instruction matches	s the destination register
To deter	mine whethe	er an instructi	on can be removed from the issue queue.	
To deter	mine which i	ssue queue e	ntry is available for a new instruction.	
EXPLANATION	N			
instructions v	wait until thos	se earlier inst	ns in the queue that have a data dependence with one ructions have issued. Therefore, the comparison is maed instruction and the source register numbers of the	de between the
Final Check	Save	Hide Answer	You have used 1 of 2 submissions	
Show Discussion				
Show Disc	:ussion			<b>☞</b> New Post

## 1 B. CHECK YOUR UNDERSTANDING (1/1 point)

What is the difference between the box labeled SR1 and the one labeled [SR1]?

SR1 refers to one source register and [SR1] to the other source register.
SR1 holds the register number for source register 1 while [SR1] holds the data associated with source register 1.
SR1 and [SR1] both hold the data for source register 1. The difference is that the data in [SR1] is sent to the ALU.
SR1 and [SR1] both hold the register number for source register 1. The difference is that [SR1] is sent to the ALU.

#### **EXPLANATION**

Help

*SR1* holds the register number associated with source register 1. It is compared with the *DR* field of the issued instruction to determine if this source register is available.

[SR1] holds the data associated with source register 1. The data is available from the register file if there are no data dependent instructions in the pipeline ahead of this instruction. Otherwise, it may be loaded when a data dependent instruction bypasses the result back to the issue queue.

Hide Answer You have used 2 of 2 submissions

**Show Discussion** 

New Post

## **DUAL ISSUE QUEUE OPERATION**





EdX offers interactive online classes and MOOCs from the world's best universities. Online courses from MITx, HarvardX, BerkeleyX, UTx and many other universities. Topics include biology, business, chemistry, computer science, economics, finance, electronics, engineering, food and nutrition, history, humanities, law, literature, math, medicine, music, philosophy, physics, science, statistics and more. EdX is a non-profit online initiative created by founding partners Harvard and MIT.

© 2015 edX Inc.

# Out Forth-Oxplem Education & Laustramation elevated Barral behinning stered

trademarks or trademarks of edX Inc.

Terms of Service and Honor Code

Privacy Policy (Revised 10/22/2014)

Help



https://courses.edx.org/courses/CornellX/ENGRI1210x/1...

### About edX

About

News

Contact

FAQ

edX Blog

Donate to edX

Jobs at edX

## Follow Us

**F**acebook

**T**witter

**in** LinkedIn

g+ Google+

Tumblr

Meetup

Reddit

Youtube