

[Courseware](#)
[Course Info](#)
[Discussion](#)
[Wiki](#)
[Progress](#)
[Discussion Guidelines](#)
[Resources](#)
[Exploring Engineering](#)

[Syllabus](#)
[How to Use Jade](#)

Help

In this module we learn about caches, a key processor performance component. We'll discuss cache memory technologies such as SRAM and DRAM, consider how caches speed up performance, and explore direct-mapped and associative cache organizations.

By the end of this module you will be able to:

- Describe the differences between the speed of processors and different types of memories.
- Describe how including a cache modifies the processor pipeline.
- Describe how a cache exploits temporal and spatial locality.
- Explain the operation of a memory access when using caches.
- Differentiate between direct-mapped, set associative, and fully associative caches.

INTRODUCING CACHES

	0:00 / 4:31	1.0x			
--	-------------	------	--	--	--

Download transcript .txt

[Show Discussion](#)[New Post](#)[Help](#)

EdX offers interactive online classes and MOOCs from the world's best universities. Online courses from MITx, HarvardX, BerkeleyX, UTx and many other universities. Topics include biology, business, chemistry, computer science, economics, finance, electronics, engineering, food and nutrition, history, humanities, law, literature, math, medicine, music, philosophy, physics, science, statistics and more. EdX is a non-profit online initiative created by founding partners Harvard and MIT.

© 2015 edX Inc.

EdX, Open edX, and the edX and Open edX logos are registered trademarks or trademarks of edX Inc.

[Terms of Service and Honor Code](#)

[Privacy Policy \(Revised 10/22/2014\)](#)



About edX

[About](#)

[News](#)

[Contact](#)

[FAQ](#)

[edX Blog](#)

[Donate to edX](#)

[Jobs at edX](#)


Follow Us


 [Facebook](#)


 [Twitter](#)


 [LinkedIn](#)

 [Google+](#)

 [Tumblr](#)

 [Meetup](#)

 [Reddit](#)

 [Youtube](#)