★ KarenWest

Courseware Course Info Discussion Wiki Progress Discussion Guidelines Resources Exploring Engineering

Syllabus How to Use Jade

Help

DIRECT MAPPED CACHE

4:43 / 4:43	1.0x		

Download transcript

.txt

**Show Discussion** 

New Post

At 2:24, Professor Albonesi says that we have  $2^2b$  bytes in each cache block, while the screen shows,  $2^(b+1)$ . What is shown on the screen,  $2^(b+1)$ , is correct.

At 2:49, Professor Albonesi says that the total cache capacity is  $2^{(2b+i)}$ , while the screen shows  $2^{(b+1+i)}$ . What is shown on the screen,  $2^{(b+1+i)}$ , is correct.

READING AND WRITING DIRECT MAPPED CACHE

	2:57 / 2:57	1.0x			
Dow	nload transcript .txt				
	Show Discussion		<b>(</b> *)	New Po	ıst

# 1. CHECK YOUR UNDERSTANDING (1/1 point)

When reading a cache, the data can be read out while simultaneously checking for a cache hit. However, when writing, we first confirm that we have a cache hit before writing the data. Why is this the case?

- Reading does not change the cache contents, but writing does. For writes, we check that we have the correct memory block before writing, so that we don't overwrite a different memory block.
- Accessing the tag is faster for cache reads compared to cache writes.
- Accessing the tag is faster for cache writes compared to cache reads.
- Accessing the valid bit is faster for cache writes than for cache reads.

## **EXPLANATION**

If we incorrectly read the wrong memory block out of the cache, the contents of the cache are not changed. However, if

Accessing the tag and valid bits takes the same time for a read or a write.								
Final Check	Save	Hide Answer	You have used 1 of 2 submissions					
Show Dis	cussion		<b>☑</b> New Post					
		ERSTANDING	<b>G</b> (5/5 points) cks, each of which holds 4 bytes (32 bits) of data.					
ill in the follov	ving fields r	elated to the ca	iche:					
otal cache cap	acity in byte	es?						
512								
512								
<b>Answer:</b> 512								
lumber of wo	rd offset bit	s?						
1								
1								
Answer: 1								
	ex bits?							
lumber of ind								
Number of ind								

8

## Answer: 8

Number of main memory blocks that map to a given cache location?

Help

256

256

Answer: 256

#### **EXPLANATION**

The total cache capacity is  $128 \times 4 = 512$  bytes.

Each location holds 32 bits or two LC-3 words. Therefore, we need one word offset bit to select between the two.

With 128 blocks, we need 7 bits to index the cache ( $2^7 = 128$ ).

The remaining 16 - 7 - 1 = 8 bits of the address are the tag.

With 8 tag bits, then  $2^8 = 256$  main memory blocks map into a given cache location.

Final Check

Save

**Hide Answer** 

You have used 1 of 2 submissions

**Show Discussion** 





EdX offers interactive online classes and MOOCs from the world's best universities. Online courses from MITx, HarvardX, BerkeleyX, UTx and many other universities. Topics include biology, business, chemistry, computer science, economics, finance, electronics, engineering, food and nutrition, history, humanities, law, literature, math, medicine, music, philosophy,

# About edX

About

News

Contact

FAQ

### Follow Us



New Post



in LinkedIn


## Directly Mappeid Cachet Staches In FING Rdx 2510 in Gopus Reveautene

initiative created by founding partners Harvard and MIT.

© 2015 edX Inc.

EdX, Open edX, and the edX and Open edX logos are registered trademarks or trademarks of edX Inc.

Terms of Service and Honor Code



 $\verb|edX Blog|| https://courses.edx.org/co|| \textbf{Set} \textbf{Gogteel}| IX/ENGRI1210x/1...$ 

Donate to edX

Jobs at edX

OPENEOX

**T**umblr

Meetup

Reddit

Youtube Youtube