


[Courseware](#) [Course Info](#) [Discussion](#) [Wiki](#) [Progress](#) [Discussion Guidelines](#) [Resources](#) [Exploring Engineering](#)

[Syllabus](#) [How to Use Jade](#)

Help

Design the LC-3 Lite Address Generation logic shown in the LC-3 Lite microarchitecture diagram, and test it using the provided test file. The design comprises two sign extension circuits (SEXT), two 2-to-1 muxes (ADDR1 and ADDR2), and a 16-bit adder.

The relevant section from the LC-3 Lite Diagram is shown here:



To pass the register value (SR1_in) through the ADDR1 mux for LDR instructions, the select input ADDR1MUX = 0. When

ADDR1MUX = 1, the other mux data input (the incremented PC for BR instructions) is passed through the mux.

To pass SEXT[5:0] through the ADDR2 mux for LDR instructions, the select input ADDR2MUX = 0. When ADDR2MUX = 1, SEXT[8:0] for BR instructions is passed through the mux.

Help

The sign extension circuits are merely wires. For the SEXT[5:0] circuit, bit 5 is replicated ten times; for SEXT[8:0], bit 8 is replicated seven times. Remember how Jade can replicate signals on wires. **Don't rename wires that are attached to the input or output terminals of the circuit!** That confuses Jade and its naming of the terminal (is it the terminal name, or is it this replicated wire name?). If you leave the terminal unattached to a wire, and then just rename the wire hanging off of the component's input or output, then it is clear to the simulator.

Save your design as a library component.

LC-3 LITE ADDRESS GENERATION (1/1 point)

Module:   

The screenshot displays the Logic Editor's schematic design area. The main workspace contains a 32-bit ALU circuit. Key components include:

- ADDR2Mux**: A 32-bit multiplexer at the top left, receiving a select signal from `IR_in[5]#11, IR_in[4:0]` and outputting to the `Cin` input of the ALU.
- ADDR1Mux**: A 32-bit multiplexer in the center, receiving select signals from `IR_in[8]#8, IR_in[7:0]` and `IR_in[8:0]`. It outputs to the `PC_in` input of the ALU.
- SR1_in[15:0]: A 16-bit register input to the ALU.**
- PC_in[15:0]: A 16-bit register input to the ALU.**
- ALU Core**: A central 32-bit ALU block with inputs `Cin`, `B`, and `A`. It has a `Cout` output and a `0*16b1` output.
- Output**: The ALU's `Cout` output is connected to `ADDR_out[15:0]`.

The interface includes a toolbar at the top with standard logic symbols (AND, OR, NOT, XOR, etc.) and a panel on the right with gate and solution libraries. The bottom status bar shows the path `/user/lc3addrngenlogic`.

Jade 2.2.43 (2015 © MIT EECS)

[Check](#)[Hide Answer](#)[Show Discussion](#)[New Post](#)[Help](#)

EdX offers interactive online classes and MOOCs from the world's best universities. Online courses from MITx, HarvardX, BerkeleyX, UTx and many other universities. Topics include biology, business, chemistry, computer science, economics, finance, electronics, engineering, food and nutrition, history, humanities, law, literature, math, medicine, music, philosophy, physics, science, statistics and more. EdX is a non-profit online initiative created by founding partners Harvard and MIT.

© 2015 edX Inc.
4 of 5

EdX, Open edX, and the edX and Open edX logos are registered

05/06/2015 02:10 PM

trademarks or trademarks of edX Inc.
LC-3 Control Lab 1: Address Generation Logic | LC-3 Control Labs | ENGRI12...

[Terms of Service and Honor Code](#)

[Privacy Policy \(Revised 10/22/2014\)](#)



About edX

[About](#)

[News](#)

[Contact](#)

[FAQ](#)

[edX Blog](#)

[Donate to edX](#)

[Jobs at edX](#)

<https://courses.edx.org/courses/CornellX/ENGRI1210x/1T2015/courseware/fae...>

Follow Us



[Facebook](#)



[Twitter](#)



[LinkedIn](#)



[Google+](#)



[Tumblr](#)



[Meetup](#)



[Reddit](#)



[Youtube](#)

Help