question 14 views question on check point 10.1 from PLL video lecture in C10 CHECKPOINT 10.1 How would you change Program 10.1 if your microcontroller had an 8 MHz crystal and you wish to run at 50 MHz? Here is the answer given to us if we click the button: Change the specification from 16 MHz to 8 MHz. Change the line SYSCTL RCC R += 0x00000540; // 10101, configure for 16 MHz crystal SYSCTL\_RCC\_R += 0x00000380; // 01110, configure for 8 MHz crystal Change the specification from divide by 5 to divide by 8. Change the line SYSCTL\_RCC2\_R += (4<<22); // configure for 80 MHz clock SYSCTL RCC2 R += (7<<22); // configure for 50 MHz clock void PLL\_Init(void){ // 0) Use RCC2 SYSCTL\_RCC2\_R |= 0x80000000; // USERCC2 // 1) bypass PLL while initializing SYSCTL\_RCC2\_R |= 0x00000800; // BYPASS2, PLL bypass // 2) select the crystal value and oscillator source SYSCTL\_RCC\_R = (SYSCTL\_RCC\_R &~0x000007C0) // clear XTAL field, bits 10-6 + 0x00000540; // 10101, configure for 16 MHz crystal SYSCTL RCC2 R &= ~0x000000070; // configure for main oscillator source // 3) activate PLL by clearing PWRDN SYSCTL\_RCC2\_R &= ~0x00002000; // 4) set the desired system divider SYSCTL\_RCC2\_R |= 0x40000000; // use 400 MHz PLL SYSCTL\_RCC2\_R = (SYSCTL\_RCC2\_R&~ 0x1FC00000) // clear system clock divider + (4<<22); // configure for 80 MHz clock // 5) wait for the PLL to lock by polling PLLLRIS while((SYSCTL\_RIS\_R&0x00000040)==0){}; // wait for PLLRIS bit // 6) enable use of PLL by clearing BYPASS SYSCTL\_RCC2\_R &= ~0x00000800; Program 10.1. Activate the LM4F/TM4C with a 16 MHz crystal to run at 80 MHz (C10\_PLL.zip). Here is my question: To run at 80 MHz, XTAL = 0x15 or 10101 for a 16 MHz crystal in bits 6-10 of SYSCTL\_RCC\_R, and the SYSDIV2 (bits 28-22 in SYSCTL\_RCC2\_R) = (4<<22 to be in those bit locations), since 400 MHz / (4 + 1) = 80 MHz (with the 400 MHz coming from the VCO output). So to change to an 8MHz crystal, my question is -- why do the XTAL bits change from: 10101 (0x15) to 01110 (0x0E) for an 8MHz crystal? The comment in the answer says that we are instead dividing by 8 rather than dividing by 5. How does the XTAL value 01110 divide by 8 for the 8MHz crystal? How does the XTAL value 10101 divide by 5 for the 16MHz crystal? It was clear the SYSDIV2 bit value had to be 7, to create a clock of 50 MHz. Thanks for helping me clear this confusion!

c10

15 hours ago by Karen West

the students' answer, where students collectively construct a single answer

Using the table on page 254 from the Tiva TM4C123GH6PM Microcontroller data sheet. A value of 0x0E is for 8 MHz and a value of 0x15 is for 16 MHz. The divisor is in the SYSDIV2 field (bits 28:23) in the SYSCTL\_RCC2\_R register. See page 258 of that data sheet.

The crystal config value seems to be arbitrary, and you find it by looking it up in the datasheet. I'm not sure what you're supposed to do if you have a crystal value that isn't in the table.

The VCO output is ALWAYS 400MHz (if you've set the crystal value correctly, presumably), so the sysdiv2 value should only depend on the desired operating

1 of 2 03/28/2014 08:49 AM

frequency, not on the crystal itself.
7 hours ago by BillW and MLDev
/ Hoto ago by Dilit and Miller
followin discussions ( ) is a significant of the si
followup discussions for lingering questions and comments

2 of 2 03/28/2014 08:49 AM