

1-TABLE OF CONTENTS
2-BLOCK DIAGRAM
3-ORIN-1A
4-ORIN-1A
5-ORIN-1A
6-SD&&UFS#1
7-ORIN CANX2&&FAN#1
8-NC
9-PPS&&NMEA#1AB
10-USB2.0_1&&2#1-HUB
11-NC
12-MIPI-CSI CON1
13-CODEC CON
14-EEPROM-1A
15-EEPROM-1B
16-RGMII TO 3V3 LEVEL-1A
17-NC
18-3.3V&&1.8V#1&&2
19-USB2.0_1&&2#1-DEBUG
20-24V IN

21-ORIN-1B
22-ORIN-1B
23-ORIN-1B
24-NC
25-SD&&UFS#2
26-ORIN CANX2&&FAN#2
27-NC
28-NC
29-USB2.0_1&&2#2
30-NC
31-MIPI-CSI CON2
32-NC
33-RGMII TO 3V3 LEVEL-B
34-EEPROM-2A
35-EEPROM-2B
36-PLL1A&&1B
37-PLL2A&&2B

38-ORIN-2A
39-ORIN-2A
40-ORIN-2A
41-SD&&UFS#3
42-ORIN CANX2&&FAN#3
43-RGMII TO 3V3 LEVEL-2A
44-PPS&&NMEA#2AB
45-USB2.0_1&&2#3_NULL
46-NC
47-FT2232X2 DEBUG
48-FT232RL-1A
49-FT232RL-1B
50-FT232RL-2A
51-FT232RL-2B
52-3.3V&&1.8V#3&&4
53-NC

54-ORIN-2B
55-ORIN-2B
56-ORIN-2B
57-SD&&UFS#4
58-ORIN CANX2&&FAN#4
59-RGMII TO3V3 LEVEL-2B
60-NC
61-NC
62-NC
63-NC
64-XFI3 MUX-SYSTEM
65-XFI2 MUX-GATEWAY
66-NC
67-MCU-BAKA CON
68-IMU CON
69-CAN CONNECTOR

70-MCU-1
71-TJA1101B-1
72-88Q2112-100T1-1
73-MCU#1_CANX6
74-FT4232HL&&USB MUX-1
75-NC
76-MCU-2
77-TJA1101B-2
78-88Q2112-100T1-2
79-MCU#2_CANX6
80-FT4232HL&&USB MUX-2
81-88Q2112-100T1-1
82-88Q2112-100T1-2
83-DATA BOX CON
84-6113X2 CON-1 SYSTEM
85-DEBUG BOARD CON X2
86-PCIE SW CON
87-6113X2 CON-2-GATEWAY
88-88Q2112-P5-S1
89-88Q2112-P6-S2
90-88Q2112-P7-R1
91-88Q2112-P8-R2
92-88Q2112-P5-S1-2
93-88Q2112-P6-S2-2
94-88Q2112-P7-R1-2
95-88Q2112-P8-R2-2
96-FT4232 FOR 4ORIN DEBUG
97-HOLES OF BD
98-NC
99-NC




Title	
BLOCK DIARAM	
Size A	Document Number <Doc>
Date:	Rev <RevCode>
Sheet 2 of 190	


CVM CONNECTOR 1/3

5V-6A


12V-10A




20MIL线径



12V_ORIN_1AB




5V_ORIN_1AB




IDDMAX	VIN I _{max} [SYS_VIN_HV]	5.4	A	Software limited. IDDMAX (HV/MV current) reflects EDPp based on a 6 uS moving window. 5.4A is for VIN [20V] on SYS_VIN_HV. 6.0A is for VIN [5V] on SYS_VIN_MV. Actual IDDMAX is dependent on VIN [VINMIN]
	VIN I _{max} [SYS_VIN_MV]	6.0	A	

Make sure the CVM connector symbol follow the mirrored pin orientation in design guide chapter 3.0.



CVM CONNECTOR 2/3








Figure 1: Power-on Sequence Requirements



FerriSSD Part #	Max Point A 3.3V current (mA)	Max Point B 1.8V current (mA)	Max Point C 0.9V current (mA)
SM681GXC AG	200	400	1500
SM681GXD AG	300	400	1500
SM681GXE AG	400	500	1500
SM681GXF AG	700	600	1500

AD1




1V8_ORIN_1AB

1V8_ORIN_1AB 1V8_ORIN_1AB

1.8V-0.5A

ID:0X56



Title		NC	
Size	Document Number	Rev	<RevCode>
A	<Doc>		
Date:	Sheet 8 of 190		

PHY Mode Configurations

Note 1: (1) S1, C102 Pull-High (Low) for AUTO (RST Command) mode.
(2) S1, S10, Pull-High (Low) for Master (Slave) mode.
(3) M1, S10, Pull-High (Low) for Slave (Master) mode.

PHY ADDRESS 1

PHY ADDRESS 1

Link/Act LED


Link/Act LED

WAKE

WAKE Pin 10

Note 1: C148/S102 are used as filter to protect WAKE pin from DPM/Transient noise by OPEN TC12.
Note 2: Default setting of WAKE pin is rising edge active, R14 pull-down resistor should be considered if user can't generate proper LOW level on this pin.

Note 3: Refer to datasheet for VDD/VL, level information, and a proper filter may be necessary to avoid any false event on WAKE pin.



OUT

IN

Crystal

Crystal

Note 1: To reserve R18 for EMI consideration is recommended.
Note 2: The value of C10/C11 depend on crystal requirement.

SGMII

SGMII

Note 1: Reserve R26-R31/C23 for driving and EMI consideration.
Note 2: Recommended to reserve R32-R37/C24 close to another chip.

RGII

RGII

Note 1: L45 is reserved for external 0.9V.
Note 2: L45/C10 should be removed if using external 0.9V.
Note 3: Refer to layout guide for selecting L45.

DVDD09 is LDO out.

DVDD09 is LDO out.

Note 1: Pin AVDD09_40 can be floating if SGMII mode isn't used.
Note 2: L45/C10/C11 can be removed if SGMII mode isn't used.

Crystal

Crystal

Note 1: To reserve R18 for EMI consideration is recommended.
Note 2: The value of C10/C11 depend on crystal requirement.

SGMII


SGMII

Note 1: Reserve R26-R31/C23 for driving and EMI consideration.
Note 2: Recommended to reserve R32-R37/C24 close to another chip.

RGII

RGII

Note 1: L45 is reserved for external 0.9V.
Note 2: L45/C10 should be removed if using external 0.9V.
Note 3: Refer to layout guide for selecting L45.



Note 1: R18/R19 are used to select different VDD_02 supply source, and it depends on customer requirement.
Note 2: When using 1.8V/3V for VDD_02, the capacitors can use 0.3V.
Note 3: C10/C22 can be removed if RGMII mode isn't used.

3V3 ORN_1AB

3V3 ORN_1AB

Note 1: R18/R19 are used to select different VDD_02 supply source, and it depends on customer requirement.
Note 2: When using 1.8V/3V for VDD_02, the capacitors can use 0.3V.
Note 3: C10/C22 can be removed if RGMII mode isn't used.

1V8 3000BF_1A

1V8 3000BF_1A

Note 1: R18/R19 are used to select different VDD_02 supply source, and it depends on customer requirement.
Note 2: When using 1.8V/3V for VDD_02, the capacitors can use 0.3V.
Note 3: C10/C22 can be removed if RGMII mode isn't used.

IO POWER

IO POWER

Note 1: R18/R19 are used to select different VDD_02 supply source, and it depends on customer requirement.
Note 2: When using 1.8V/3V for VDD_02, the capacitors can use 0.3V.
Note 3: C10/C22 can be removed if RGMII mode isn't used.

MAC

MAC

Note 1: R18/R19 are used to select different VDD_02 supply source, and it depends on customer requirement.
Note 2: When using 1.8V/3V for VDD_02, the capacitors can use 0.3V.
Note 3: C10/C22 can be removed if RGMII mode isn't used.

Figure 56 RGMII to SGMII Bridge Mode: PHY side, 1000Mbps.

Figure 56 RGMII to SGMII Bridge Mode: PHY side, 1000Mbps.

9.2.55. RG_Config (RG App Configure Register, Page 0xa47, Reg 0x17)

Table 80 RG_Config (RG APP Configure Register, Page 0xa47, Reg 0x17)

Bit	Name	Default	Description
15:4	RSVD	R0	Reserved
3:0	rg_application_cfg	RW 0000	0: xMII (MII/RMII/RGMII) => 100Base-T1. 1: SGMII (PHY side) => 100Base-T1. 2: RGMII to SGMII (PHY side) (100Mbps) 3: RGMII to SGMII (PHY side) (1000Mbps) 4: RGMII to SGMII (MAC side)

9.2.56. SGMII CR1 (SGMII Control Register 1, Address 0xc04)

Table 81 SGMII CR1 (SGMII Control Register 1, Address 0xc04)

Bit	Name	Type	Default	Description
15:10	RSVD	RW	011100	Reserved. Used internally; WRITE is not allowed.
9:8	SGMII_mode	RW	00	00: Enable SGMII Auto-Negotiation 01: Enable SGMII Force mode
7:0	RSVD	RW	0x30	Reserved. Used internally; WRITE is not allowed.

9.2.57. SGMII CR2 (SGMII Control Register 2, Address 0xc00)

Table 82 SGMII CR2 (SGMII Control Register 2, Address 0xc00)


Bit	Name	Type	Default	Description
15:1	RSVD	RW	0000000000000001	Reserved. Used internally; WRITE is not allowed.
0	SGMII_rst	RW	1	To reset the SGMII, please write this bit to 0 first then write back to 1.

9.2.40. RGTR (RGMII Timing Control Register, Address 0xd082)



Table 86 RGTR (RGMII Timing Control Register, Address 0xd082)




Bit	Name	Type	Default	Description
15	RSVD	R0	1	Reserved
14	RGMII_Mode	RW	0	1: PHY is operating in RGMII mode Decoded by hardware configuration, WRITE is not allowed.
13:11	RSVD	RW	000	Reserved. Used internally; WRITE is not allowed.
10	TXC_m	RW	0	1: Align the TXC waveform Whenever this bit is set to 1, the tRXTX_BF RGMII_TXC timing should be set to 2 to 10
9:8	RGMII_TXC_timing	RW	00	Add the delay for TXC latching TXD, 4ns per level The timing requirement please refers to section 11.11.5.
7:4	RSVD	RW	0001	Reserved. Used internally; WRITE is not allowed.
3:0	RGMII_RXC_timing	RW	0000	Add the delay for RXC latching RXD, 4ns per level The timing requirement please refers to section 11.11.5.

*Issue a Software Reset (Reg 0x113) after the any adjustment above.



During Power Off (idle), the voltage of power domain 3.3V shall exceed that of power domain 0.9V.







File	MC
Doc	Document Number
Rev	Rev
Date	2022 11 07




CVM CONNECTOR 1/3

5V-6A

12V-10A





Make sure the CVM connector symbol follow the mirrored pin orientation in design guide chapter 3.0.








Rev	ORIN 1B
Rev	Document Number
D	0000
Rev	0000

CVM CONNECTOR 2/3









100 欧姆阻抗
采用压焊盘布局



100 欧姆阻抗

100 欧姆阻抗

采用压焊盘布局

100 欧姆阻抗

1V8_ORIN_1AB



ID:0X56

1.8V-0.5A

EE_1B_SCL [13,45]
EE_1B_SDA [13,45]

Title		NC	
Size	Document Number	Rev	<RevCode>
A	<Doc>		
Date:	Sheet 17 of 190		

PHY Mode Configurations



PHY ADDRESS 1




Link/Act LED




WAKE




DVDD09 is LDO out.






Crystal



RGMII 1.8V TTL



SGMII



RGMII to SGMII (PHY side@1000Mbps)



Figure 56 RGMII to SGMII Bridge Mode: PHY side, 1000Mbps.

9.2.55. RG_Config (RG App Configure Register, Page 0xa47, Reg 0x17)

Bit	Name	Type	Default	Description
15:4	RSVD	RO	0000000000000000	Reserved.
3:0	rg_application_cfg	RW	0000	0: SGMII (MII RGMII/SGMII) => 100Base-T1. 1: SGMII (PHY side) => 100Base-T1. 2: RGMII to SGMII (PHY side@1000Mbps) 3: RGMII to SGMII (PHY side@1000Mbps) 4: RGMII to SGMII (MAC side)

9.2.56. SGMIIICR1 (SGMII Control Register 1, Address 0xc004)

Bit	Name	Type	Default	Description
15:10	RSVD	RW	011110	Reserved. Used internally; WRITE is not allowed.
9:8	SGMII_mode	RW	00	00: Enable SGMII Auto-Negotiation 01: Enable SGMII Force mode
7:0	RSVD	RW	0xc80	Reserved. Used internally; WRITE is not allowed.

9.2.57. SGMIIICR2 (SGMII Control Register 2, Address 0xc000)


Bit	Name	Type	Default	Description
15:1	RSVD	RW	0000000000000000	Reserved. Used internally; WRITE is not allowed.
0	SGMII_rst	RW	1	1: Reset the SGMII, please write this bit to 0 first then write back to 1.

9.2.40. RGTR (RGMII Timing Control Register, Address 0xd082)


Bit	Name	Type	Default	Description
15	RSVD	RO	0	Reserved.
14	RGMII_Mode	RW	Depends	1: PHY is operating in RGMII mode Decided by hardware configuration; WRITE is not allowed.
13:11	RSVD	RW	000	Reserved. Used internally; WRITE is not allowed.
10	TXC_sel	RW	0	0: 1: Follow the TXC waveform 1: After the TXC waveform
9:8	RGMII_TXC_timing	RW	00	00: Add the delay for TXC latching TXD; 4ns per level The timing requirement please refers to section 11.11.5.
7:4	RSVD	RW	0001	Reserved. Used internally; WRITE is not allowed.
3:0	RGMII_RXC_timing	RW	0000	0000: Add the delay for RXC latching RXD; 4ns per level The timing requirement please refers to section 11.11.5.

Issue a Software Reset (Reg 0xb0115) after the any adjustment above.


Figure 6-4. PCIe Jetson AGX Orin RP to Jetson AGX Orin EP connection Example




ORIN-1B TO 1A
1A:RC 1B:EP



ORIN-1B TO 1A
1A:RC 1B:EP



ORIN-1A TO 1B
1A:RC 1B:EP





8.4 器件功能模式

表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。






8.4 器件功能模式



表 8-1 功能模式

器件模式	器件模式	器件模式	器件模式
器件模式	器件模式	器件模式	器件模式

(注) 器件模式与器件模式在器件模式表中, 器件模式在器件模式表中。



from M-MCU 3.3V TO 1.8V TTL



手动拉高, 切ORIN-2A
EN MUX



器件模式: 器件模式, 由ORIN-1A/2A控制, 默认1A
器件模式: 器件模式, 由ORIN-1A/2A控制, 默认1A

Table 1: Function Table

MODE	MODE	MODE	MODE
MODE	MODE	MODE	MODE



手动拉高, 切ORIN-2A
RESET MUX

器件模式: 器件模式, 由ORIN-1A/2A控制, 默认1A
器件模式: 器件模式, 由ORIN-1A/2A控制, 默认1A

RESET 1.8V ORIN-1A











RESET 1.8V ORIN-2A




注意: 此页芯片供电引脚至少1A

ORIN-1A

ORIN-2A



器件模式: 器件模式, 由ORIN-1A/2A控制, 默认1A
器件模式: 器件模式, 由ORIN-1A/2A控制, 默认1A



手动拉高, 切ORIN-2A

IIC MUX







Table 1: Pin Functions

NAME	MODE	Type	DESCRIPTION
NAME	MODE	Type	DESCRIPTION

1: I = input, O = output, IO = input and output, P = power

9 Function and Summary of Characteristics



Input	MODE	MODE
MODE	MODE	MODE






CVM CONNECTOR 1/3

5V-6A

12V-10A





Make sure the CVM connector symbol follow the mirrored pin orientation in design guide chapter 3.0.









Rev	ORIN 2A
Rev	Document Number
D	0000
Rev	0000

CVM CONNECTOR 2/3







0.85V carrier
3.2A L=0.57UH
C=18UF
F=2.1MHZ
FCCM MODE



FeriSSD Part #	Max Point A 3.3V current (mA)	Max Point B 1.8V current (mA)	Max Point C 0.9V current (mA)
SM681GXC AG	200	400	1500
SM681GXD AG	300	400	1500
SM681GXE AG	400	500	1500
SM681GXF AG	700	600	1500




GREEN 差分阻抗50





Reserved for PIP 电源

屏常状态指示灯



3.3V-2A



1V8_ORIN_2AB


1V8_ORIN_2AB 1V8_ORIN_2AB

1.8V-0.5A

ID:0X56

Title		
NC		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:		
Sheet 31 of 190		


PHY Mode Configurations



Link/Act LED




WAKE



WAKE Pin 10
Note 1: CHARGE is used as filter to protect WAKE pin from PHY transient noise by OPEN TC12.
Note 2: Default setting of WAKE pin is rising edge active, R54 pull-down resistor should be considered if user can't guarantee proper LOW level on this pin.
Note 3: Refer to datasheet for WAKE level information, and a proper filter may be necessary to avoid any false event on WAKE pin.


DVDD09 is LDO out.




AVDD09 Pin 40

Note 1: Pin AVDD09_40 can be floating if SGMII mode isn't used.
Note 2: L45C12 can be removed if SGMII mode isn't used.




Crystal



RGMII 1.8V TTL




SGMII



IO POWER

RGMII to SGMII (PHY side@1000Mbps):



9.2.55. RG_Config (RG App Configure Register, Page 0xa47, Reg 0x17)

Bit	Name	Type	Default	Description
15:4	RSVD	RW	0000000000000000	Reserved
3:0	rg_application_cfg	RW	0000	0: xMII (MII/RMII/RGMII) => 100Base-T1. 1: SGMII (PHY side) => 100Base-T1. 2: RGMII to SGMII (PHY side) (100Mbps) 3: RGMII to SGMII (PHY side) (1000Mbps) 4: RGMII to SGMII (MAC side)

9.2.56. SGMII CR1 (SGMII Control Register 1, Address 0xc04)

Bit	Name	Type	Default	Description
15:10	RSVD	RW	011100	Reserved. Used internally; WRITE is not allowed.
9:8	SGMII_mode	RW	00	00: Enable SGMII Auto-Negotiation (01): Enable SGMII Force mode
7:0	RSVD	RW	0x80	Reserved. Used internally; WRITE is not allowed.

9.2.57. SGMII CR2 (SGMII Control Register 2, Address 0xc00)

Bit	Name	Type	Default	Description
15:1	RSVD	RW	0000000000000001	Reserved. Used internally; WRITE is not allowed.
0	SGMII_reset	RW	1	To reset the SGMII, please write this bit to 0 first then write back to 1.

9.2.40. RGTR (RGMII Timing Control Register, Address 0xd082)

Bit	Name	Type	Default	Description
15	RSVD	RW	0	Reserved.
14	RGMII_Mode	RW	Depends	1: PHY is operating in RGMII mode Decided by hardware configuration, WRITE is not allowed.
13:11	RSVD	RW	000	Reserved. Used internally; WRITE is not allowed.
10	TXC_0m	RW	0	1: 0msec the TXC waveform Note that if this bit is set to 1, the bit RGMII_TXC_timing should be set to 2 to 10.
9:8	RGMII_TXC_timing	RW	00	Add the delay for TXC latching TXD, 4ns per level The timing requirement please refers to section 13.11.5.
7:6	RSVD	RW	0001	Reserved. Used internally; WRITE is not allowed.
3:0	RGMII_RXC_timing	RW	0000	Add the delay for RXC latching RXD, can be set from 0-9, 4ns per level The timing requirement please refers to section 13.11.5.

*Issue a Software Reset (Reg 0 bit[15]-1) after any adjustment above.





File			NC		
Size	Document Number				Rev
D	<Doc>				<Rev><Doc>
Page			34 of 150		



CVM CONNECTOR 1/3

5V-6A

12V-10A



Make sure the CVM connector symbol follow the mirrored pin orientation in design guide chapter 3.0.



12V ORIN_2AB

5V ORIN_2AB



Rev	ORIN 2B
Rev	Document Number
D	Doc
Date	2024 05 07 10:00

CVM CONNECTOR 2/3













Table 2. Function Table (Each Transceiver)

CONTROL INPUTS	Port Status	OPERATION
CE	Output (Enabled)	B data to A bus
OE	Input (High-Z)	A data to B bus
IOE	Input (High-Z)	Isolation

(1) Input circuits of the data I/Os are always active.
(2) Pins configured as inputs should not be left floating.







Note 1: To reserve 0.1S for SW combination is recommended.
Note 2: The value of C10C15 depends on crystal requirement.



GEN4 差分阻抗50

1V8_ORIN_2AB
1.8V TTL
3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V TTL

3.3V-2A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A

3.3V-1A


3.3

5V-0.5A

CAN #1

5V-0.5A



CAN #2



100 欧姆阻抗


100 欧姆阻抗

1V8_ORIN_2AB



1V8_ORIN_2AB

1V8_ORIN_2AB



1.8V-0.5A

ID:0X56

Title		NC	
Size	Document Number	Rev	<RevCode>
A	<Doc>		
Date:	Sheet 40 of 190		


PHY Mode Configurations

Note 1:
(1) E1, C10, P10-High (Low) for AUTO (HOST Command) mode.
(2) E1, P10-High (Low) for Master (Slave) mode.
(3) E1, P10-High (Low) for Master (Slave) mode.

PHY ADDRESS 1




Link/Act LED




WAKE
WAKE pin IO
Note 1: CS4853R3 are used as filter to protect WAKE pin from DPHY transient noise by OPEN TC12.
Note 2: Default setting of WAKE pin is rising edge active, R54 pull-down resistor should be considered if user can't guarantee proper LOW level on this pin.
Note 3: Refer to datasheet for WAKE pin level information, and a proper filter may be necessary to avoid any false event on WAKE pin.

DVDD09 is LDO out.




AVDD09 Pin 40
Note1: Pin AVDD09_40 can be floating if SGMII mode isn't used.
Note2: LDO18M12 can be removed if SGMII mode isn't used.

Crystal




Note 1: To reserve R18 for EMI consideration is recommended.
Note 2: The value of C10C11 depend on crystal requirement.

RGMI 1.8V TTL



Note 1: Reserve R28-R31C23 for driving and EMI consideration.
Note 2: Recommended to reserve R28-R31C23 close to another chip.

SGMII



Note1: R10R20 are used to select different VDD_3D supply source, and it depends on customer requirement.
Note2: When using 1.8V_3V for VDD_3D, the capacitors can use 6.3V.

Note3: C12C13 can be removed if RGMII mode isn't used.

Note4: Pin AVDD_37 can be floating if SGMII mode isn't used.
Note5: LDO18M12 can be removed if SGMII mode isn't used.



Note 1: C31 is optional for ISO 7637-2 Transient Test.
Note 2: Refer to datasheet for VDD37 pin terminating condition.



IO POWER

RGMII to SGMII (PHY side@100Mbps):



Figure 56 RGMII to SGMII Bridge Mode: PHY side, 100Mbps.

9.2.55. RG_Config (RG App Configure Register, Page 0xa47, Reg 0x17)

Table 80 RG_Config (RG APP Configure Register, Page 0xa47, Reg 0x17)

Bit	Name	Type	Default	Description
15:4	RSVD	R/O	000000000000	Reserved
3:0	rg_application_cfg	RW	0000	0: sMII (MII/RMII/RGMII) => 100Base-T1. 1: SGMII (PHY side) => 100Base-T1. 2: RGMII to SGMII (PHY side)@100Mbps 3: RGMII to SGMII (PHY side)@1000Mbps 4: RGMII to SGMII (MAC side)

9.2.56. SGMII CR1 (SGMII Control Register 1, Address 0xc04)

Table 81 SGMII CR1 (SGMII Control Register 1, Address 0xc04)

Bit	Name	Type	Default	Description
15:10	RSVD	RW	011100	Reserved. Used internally; WRITE is not allowed.
9:8	SGMII_mode	RW	00	00: 1-pair SGMII Auto-Negotiation 01: Enable SGMII Force mode
7:0	RSVD	RW	0x80	Reserved. Used internally; WRITE is not allowed.

9.2.57. SGMII CR2 (SGMII Control Register 2, Address 0xc00)

Table 82 SGMII CR2 (SGMII Control Register 2, Address 0xc00)

Bit	Name	Type	Default	Description
15:1	RSVD	RW	0000000000000000	Reserved. Used internally; WRITE is not allowed.
0	SGMII_pst	RW	1	To reset the SGMII, please write this bit to 0 first then write back to 1.


9.2.40. RGTR (RGMII Timing Control Register, Address 0xd082)

Table 83 RGTR (RGMII Timing Control Register, Address 0xd082)


Bit	Name	Type	Default	Description
15	RSVD	R/O	0	Reserved
14	RGMII_Mode	RW	Depends	1: PHY is operating in RGMII mode Decided by hardware configuration, WRITE is not allowed.
13:11	RSVD	RW	000	Reserved. Used internally; WRITE is not allowed.
10	TXC_inv	RW	0	1: Invert the TXC waveform Note that if this bit is set to 1, the bit[9:8] RGMII_TXC_timing should be set to 2'b10
9:8	RGMII_TXC_timing	RW	00	Add the delay for TXC latching TXD, 4ns per level The timing requirement please refers to section 13.11.5.
7:4	RSVD	RW	0001	Reserved. Used internally; WRITE is not allowed.
3:0	RGMII_RXC_timing	RW	0000	Add the delay for RXC latching RXD, 4ns per level The timing requirement please refers to section 13.11.5.

*Issue a Software Reset (Reg 0x0113)~1) after the any adjustment above.


Figure 6-4. PCIe Jetson AGX Orin RP to Jetson AGX Orin EP connection
Example




ORIN-2B TO 2A 2A:RC 2B:EP



ORIN-2B TO 2A 2A:RC 2B:EP



ORIN-2A TO 2B 2A:RC 2B:EP






8.4 器件功能模式

表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。





8.4 器件功能模式

表 8-1. 功能表			
控制输入	输出状态		操作
ORIN	A 端口	B 端口	
L	输出 (高阻)	输入 (高阻态)	自数据到 A 总线
H	输入 (高阻态)	输出 (高阻)	A 数据到 B 总线

(注) 数据 IO 的输入电路始终处于高阻状态，并应连接到有源逻辑电平。

EN MUX

手动拉高，切ORIN-2B

DEFAULT MODE IS A=B2 (ORIN-1B)

Table 1. Function Table			
INPUTS		INPUT/OUTPUT	FUNCTION
OE	B	A	
L	L	B1	A port = B1 port
L	H	B2	A port = B2 port
H	X	Z	Disconnected

RESET MUX

手动拉高，切ORIN-2B

C#9296A RST, 由ORIN-1B/2B控制，默认1B
IO由MCU控制

IIC MUX

手动拉高，切ORIN-2B

注意：此页芯片供电引脚至少1A

ORIN-1B

ORIN-2B

IIC 3




IIC 1

IIC 2

IIC 4

C#9296A IIC, 由ORIN-1A/2A控制，默认1A
IO由MCU控制

IO to io-con




至少20mil线径


jtag

from 底板





swd




default is 3.3V





R786/R8叠焊盘处理




0.825V 4A



ADC



POWER	CURRENT
VDD_SF	400mA
VDD_AP	500mA
VDD_RTC	50mA
AVDD_SF	40mA
AVDD_AP	30mA
AVDD_ADC	30mA
AVDD_DCDC	1mA
LDO_PVIN	500mA
AVDD_USB	80mA
VDDIO_GPIO_A	75mA
VDDIO_GPIO_BC	200mA
VDDIO_GPIO_D	250mA
VDDIO_GPIO_E	150mA
VDDIO_GPIO_F	50mA
VDDIO_GPIO_G	100mA
VDDIO_GPIO_H	100mA
VDDIO_GPIO_L	100mA
VDDIO_GPIO_M	100mA
VDDIO_GPIO_S	100mA
VDDIO_GPIO_X	100mA
VDDIO_GPIO_Y	100mA




至少30mil线径









PDZ	DCDC Function
0	ENABLE
1	DISABLE

DCDC_VSEL	DCDC Output
0	0.8V
1	1.8V


LDO_MODE	LDO Output
0	0.8V
1	1.8V



F=2.1MHZ
FCCM MODE




default is 1.8V




1A

至少20mil线径



至少20mil线径 1.5A

HYPER BUS
Semper flash:512Mb



Deault:S76HS512TC0BHB010 1.8V

S76HS512TC0BHB010 1.8V

S76HL512TC0BHB010 3.3V

MT35XU256ABA1G12-0AUT 1.8V

8.4 器件功能模式

表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
DIR			
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态, 并应保持为有效逻辑电平。

Typical Current Consumption


Operation	HL-T Current (mA)	HS-T Current (mA)
SDR Read 50 MHz	10	10
DDR Read (HyperBus)	75 (166 MHz)	156 (200 MHz)
Program	50	50
Erase	50	50
Standby (HS-T)	0.014	0.011
Deep Power Down (HS-T)	0.0022	0.0013

default is 1.8V

1.8V 1A

MCU_GPIO_Y3 R8094 0R-0402 I2A2_SELECT [4,22,106]


1.8V 1A



1V8_ORIN_1AB R9841 4.7K-0402 R9842 4.7K-0402 R9843 4.7K-0402 R9844 4.7K-0402 R9845 4.7K-0402

1V8_ORIN_2AB R9846 4.7K-0402 R9847 4.7K-0402 R9848 4.7K-0402 R9849 4.7K-0402

1.8V 1A



ID:0X56

MCU_GPIO_Y2 R8252 0R-0402 M_MCU_NMEA_OUT_TTL_1V8 [100]
MCU_GPIO_Y1 R8253 0R-0402 M_MCU_PPS_OUT_TTL_1V8 [100]
MCU_GPIO_Y0 R8249 0R-0402 PPS_SELECT_1V8 [100]

MCU_GPIO_Y6 R1781 0R-0402 M_MCU_DBG_UART_TXD_1V8 [105]
MCU_GPIO_Y7 R1782 0R-0402 M_MCU_DBG_UART_RXD_1V8 [105]

MCU_GPIO_Y8 R1784 0R-0402 I2C6_SCL
MCU_GPIO_Y9 R1785 0R-0402 I2C6_SDA

MCU_GPIO_Y5 R707 0R ENET2_INT_N 12
MCU_GPIO_Y6 R709 0R MCU_GPIO_Y6_UART7_TXD 22
MCU_GPIO_Y7 R711 0R MCU_GPIO_Y7_UART7_RXD 22

default is 3.3V

3.3V 1A

5个模拟IO

M-MCU ID:0X03

备份

使用网口OTA的话，BOOTSTRAP pin只要不是USB MODE即可

default mode is FLASH BOOT


Table 6.1: Boot Mode		
Boot Mode	Description	Notes
1110	User JTAG Mode	On this mode Boot ROM lockout. Set/override confidential information, then configure core into ARM mode, disable MPU then enable ITAG. This mode available on Development mode only.
0000	XSPI1, NOR/Hyper Flash	-
0001	XSPI1, NAND Flash	-
0010	emMC1	-
0011	SD1	-
0100	SD2	-
0101	XSPI Slave Port	Boot from XSPI slave interface
1000	USB Boot	-

8.4 器件功能模式


表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
DIR			
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。




16个模拟IO








default is 3.3V

E D L不支持trg

3.3V 1A



CANFD 22







8.4 器件功能模式


表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。



1.8V 1A




GPIO_G0_ENET1_TXC	<<	SYS_2_MII3_RXCLK	[126]
GPIO_G1_ENET1_TXD0	<<	SYS_2_MII3_RXD0	[126]
GPIO_G2_ENET1_TXD1	<<	SYS_2_MII3_RXD1	[126]
GPIO_G3_ENET1_TXD2	<<	SYS_2_MII3_RXD2	[126]
GPIO_G4_ENET1_TXD3	<<	SYS_2_MII3_RXD3	[126]
GPIO_G5_ENET1_TXEN	<<	SYS_2_MII3_RXDV	[126]
GPIO_G6_ENET1_RXC	>>	SYS_2_MII3_TXCLK	[126]
GPIO_G7_ENET1_RXD0	>>	SYS_2_MII3_TXD0	[126]
GPIO_G8_ENET1_RXD1	>>	SYS_2_MII3_TXD1	[126]
GPIO_G9_ENET1_RXD2	>>	SYS_2_MII3_TXD2	[126]
GPIO_G10_ENET1_RXD3	>>	SYS_2_MII3_TXD3	[126]
GPIO_G11_ENET1_RXDV	>>	SYS_2_MII3_TXEN	[126]

89586 IN

89586 OUT

1.8V 1A




MCU_GPIO_M0	GPIO_M0_ENET2_TXC	<<	MII3_RXCLK	[117]
MCU_GPIO_M1	GPIO_M1_ENET2_TXD0	<<	MII3_RXD0	[117]
MCU_GPIO_M2	GPIO_M2_ENET2_TXD1	<<	MII3_RXD1	[117]
MCU_GPIO_M3	GPIO_M3_ENET2_TXD2	<<	MII3_RXD2	[117]
MCU_GPIO_M4	GPIO_M4_ENET2_TXD3	<<	MII3_RXD3	[117]
MCU_GPIO_M5	GPIO_M5_ENET2_TXEN	<<	MII3_RXDV	[117]
MCU_GPIO_M6	GPIO_M6_ENET2_RXC	>>	MII3_TXCLK	[117]
MCU_GPIO_M7	GPIO_M7_ENET2_RXD0	>>	MII3_TXD0	[117]
MCU_GPIO_M8	GPIO_M8_ENET2_RXD1	>>	MII3_TXD1	[117]
MCU_GPIO_M9	GPIO_M9_ENET2_RXD2	>>	MII3_TXD2	[117]
MCU_GPIO_M10	GPIO_M10_ENET2_RXD3	>>	MII3_TXD3	[117]
MCU_GPIO_M11	GPIO_M11_ENET2_RXDV	>>	MII3_TXEN	[117]

89586 IN

89586 OUT

1.8V 1A

default is 1.8V



1.8V TTL uart11 txd
 uart11 rxd

1.8V TTL uart10 txd
 uart10 rxd


1.8V TTL uart9 txd
 uart9 rxd

MCU_GPIO_S0 R1859 0R-0402 >>> M_UART11_TXD [4] TO ORIN 1A
MCU_GPIO_S1 R1860 0R-0402 <<< M_UART11_RXD [4]

MCU_GPIO_S2 R1861 0R-0402 >>> M_UART10_TXD [27] TO ORIN 2A
MCU_GPIO_S3 R1862 0R-0402 <<< M_UART10_RXD [27]

MCU_GPIO_S4 R1863 0R-0402 >>> M_UART9_TXD [36] TO ORIN 2B
MCU_GPIO_S5 R1864 0R-0402 <<< M_UART9_RXD [36]

UART4:NMEA/PPS IN
UART5:NMEA/PPS OUT
UART7:DEBUG
UART10:SAFETY TO ORIN 2A
UART11:SAFETY TO ORIN 1A
UART9:SAFETY TO ORIN 2B
UART2:AP TO ORIN 1B
UART3 :M-MCU TO S1-MCU UART10
UART6 :M-MCU TO S2-MCU UART10
UART8 :M-MCU TO ORIN-1A DEBUG LOGGER
UART16:MCU TO ORIN 1B DEBUG UART LOGGER
UART15:MCU TO ORIN 2A DEBUG UART LOGGER
UART14:MCU TO ORIN 2B DEBUG UART LOGGER



RESET TO ORIN x3
ORIN 1A DEBUG logger UART8-RXD

8.4 器件功能模式

表 8-1. 功能表







控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。


default is 3.3V



3.3V 1A




default is 3.3V




default is 3.3V


3.3V 1A



MCU_GPIO_F0	R1887	0R-0402	GPIO_F0_SEHC2_EMMC_DAT3
MCU_GPIO_F1	R1888	0R-0402	GPIO_F1_SEHC2_EMMC_DAT2
MCU_GPIO_F2	R1889	0R-0402	GPIO_F2_SEHC2_EMMC_DAT1
MCU_GPIO_F3	R1890	0R-0402	GPIO_F3_SEHC2_EMMC_DAT0
MCU_GPIO_F4	R1891	0R-0402	GPIO_F4_SEHC2_EMMC_CLK
MCU_GPIO_F5	R1892	0R-0402	GPIO_F5_SEHC2_EMMC_CMD

3.3V 1A





default is 3.3V


3.3V 1A

MCU_GPIO_L0_ENET2_MDIO	>>>S1#_BAKA_MCU_RESET	[68]
MCU_GPIO_L1_ENET2_MDC	>>>S2#_BAKA_MCU_RESET	[78]
MCU_GPIO_L2_ENET2_RMII_REF_CLK	>>>ADC_CTRL_F	[99,112,181]
MCU_GPIO_L3_ENET2_TXD0	>>>ADC_CTRL_E	[99,112,181]
MCU_GPIO_L4_ENET2_TXD1	>>>ADC_CTRL_D	[99,112,181]
MCU_GPIO_L5_ENET2_TXEN	R8165 <<<PR-0402	<<<1B_UART3_TX_DEBUG_3V3_MCU [13]
MCU_GPIO_L6_ENET2_RX_ER	R8167 <<<PR-0402	>>>1B_SYS_RST_MCU_3V3 [51]
MCU_GPIO_L7_ENET2_RXD0	R8191 <<<PR-0402	<<<2A_UART3_TX_DEBUG_3V3_MCU [27]
MCU_GPIO_L8_ENET2_RXD1	R8192 <<<PR-0402	>>>M_MCU_IO [181]
MCU_GPIO_L9_ENET2_RXDV	R8193 <<<PR-0402	<<<2B_UART3_TX_DEBUG_3V3_MCU [36]

RESET TO S-MCU x2

UART16:MCU TO ORIN 1B DEBUG UART LOGGER
RESET TO ORIN x1
UART15:MCU TO ORIN 2A DEBUG UART LOGGER
UART14:MCU TO ORIN 2B DEBUG UART LOGGER

UART4:DEBUG
UART5:NMEA/PPS OUT
UART7:NMEA/PPS IN
UART10:SAFETY TO ORIN 2A
UART11:SAFETY TO ORIN 1A
UART9:SAFETY TO ORIN 2B
UART2:AP TO ORIN 1B
UART3 :M-MCU TO S1-MCU UART10
UART6 :M-MCU TO S2-MCU UART10
UART8 :M-MCU TO ORIN-1A DEBUG LOGGER
UART16:MCU TO ORIN 1B DEBUG UART LOGGER
UART15:MCU TO ORIN 2A DEBUG UART LOGGER
UART14:MCU TO ORIN 2B DEBUG UART LOGGER



3.3V 1A

default is 3.3V

CANFD X21

MCU_GPIO_D0	R1797	0R-0402	CANFD1_RX	<<CANFD1_RX	[64]
MCU_GPIO_D1	R1798	0R-0402	CANFD1_TX	<<CANFD1_TX	[64]
MCU_GPIO_D2	R1800	0R-0402	CANFD2_RX	<<CANFD2_RX	[64]
MCU_GPIO_D3	R1804	0R-0402	CANFD2_TX	>>CANFD2_TX	[64]
MCU_GPIO_D4	R1805	0R-0402	CANFD3_RX	<<CANFD3_RX	[64]
MCU_GPIO_D5	R1806	0R-0402	CANFD3_TX	>>CANFD3_TX	[64]
MCU_GPIO_D6	R1811	0R-0402	CANFD4_RX	<<CANFD4_RX	[64]
MCU_GPIO_D7	R1812	0R-0402	CANFD4_TX	>>CANFD4_TX	[64]
MCU_GPIO_D8	R1813	0R-0402	CANFD5_RX	<<CANFD5_RX	[64]
MCU_GPIO_D9	R1814	0R-0402	CANFD5_TX	>>CANFD5_TX	[64]
MCU_GPIO_D10	R1817	0R-0402	CANFD6_RX	<<CANFD6_RX	[64]
MCU_GPIO_D11	R1820	0R-0402	CANFD6_TX	>>CANFD6_TX	[64]
MCU_GPIO_D12	R1825	0R-0402	CANFD7_RX	<<CANFD7_RX	[64]
MCU_GPIO_D13	R1826	0R-0402	CANFD7_TX	>>CANFD7_TX	[64]
MCU_GPIO_D14	R1827	0R-0402	CANFD8_RX	<<CANFD8_RX	[64]
MCU_GPIO_D15	R1828	0R-0402	CANFD8_TX	>>CANFD8_TX	[64]
MCU_GPIO_D16	R1831	0R-0402	CANFD9_RX	<<CANFD9_RX	[64]
MCU_GPIO_D17	R1832	0R-0402	CANFD9_TX	>>CANFD9_TX	[64]
MCU_GPIO_D18	R1833	0R-0402	CANFD10_RX	<<CANFD10_RX	[64]
MCU_GPIO_D19	R1834	0R-0402	CANFD10_TX	>>CANFD10_TX	[64]
MCU_GPIO_D20	R1835	0R-0402	CANFD11_RX	<<CANFD11_RX	[64]
MCU_GPIO_D21	R1836	0R-0402	CANFD11_TX	>>CANFD11_TX	[64]
MCU_GPIO_D22	R1837	0R-0402	CANFD12_RX	<<CANFD12_RX	[64]
MCU_GPIO_D23	R1838	0R-0402	CANFD12_TX	>>CANFD12_TX	[64]
MCU_GPIO_D24	R1839	0R-0402	CANFD13_RX	<<CANFD13_RX	[65]
MCU_GPIO_D25	R1840	0R-0402	CANFD13_TX	>>CANFD13_TX	[65]
MCU_GPIO_D26	R1841	0R-0402	CANFD14_RX	<<CANFD14_RX	[65]
MCU_GPIO_D27	R1842	0R-0402	CANFD14_TX	>>CANFD14_TX	[65]
MCU_GPIO_D28	R1843	0R-0402	CANFD15_RX	<<CANFD15_RX	[65]
MCU_GPIO_D29	R1844	0R-0402	CANFD15_TX	>>CANFD15_TX	[65]
MCU_GPIO_D30	R1845	0R-0402	CANFD16_RX	<<CANFD16_RX	[65]
MCU_GPIO_D31	R1846	0R-0402	CANFD16_TX	>>CANFD16_TX	[65]
MCU_GPIO_D32	R1849	0R-0402	CANFD17_RX	<<CANFD17_RX	[65]
MCU_GPIO_D33	R1850	0R-0402	CANFD17_TX	>>CANFD17_TX	[65]
MCU_GPIO_D34	R1851	0R-0402	CANFD18_RX	<<CANFD18_RX	[65]
MCU_GPIO_D35	R1852	0R-0402	CANFD18_TX	>>CANFD18_TX	[65]
MCU_GPIO_D36	R1853	0R-0402	CANFD19_RX	<<CANFD19_RX	[65]
MCU_GPIO_D37	R1854	0R-0402	CANFD19_TX	>>CANFD19_TX	[65]
MCU_GPIO_D38	R1855	0R-0402	CANFD20_RX	<<CANFD20_RX	[65]
MCU_GPIO_D39	R1856	0R-0402	CANFD20_TX	>>CANFD20_TX	[65]
MCU_GPIO_D40	R1857	0R-0402	CANFD21_RX	<<CANFD21_RX	[65]
MCU_GPIO_D41	R1858	0R-0402	CANFD21_TX	>>CANFD21_TX	[65]



1V8_ORIN_1AB



AD1



M-MCU to 4个ORIN心跳(省掉)


```
UART4:PPS/NMEA IN
UART5:NMEA/PPS OUT
UART7:DEBUG UART
UART10:SAFETY TO ORIN 2A
UART11:SAFETY TO ORIN 1A
UART9:SAFETY TO ORIN 2B
```

```
UART2:AP TO ORIN 1B
UART3 :M-MCU TO S1-MCU UART10
UART6 :M-MCU TO S2-MCU UART10
UART8 :M-MCU TO ORIN-1A DEBUG LOGGER
UART16:MCU TO ORIN 1B DEBUG UART LOGGER
UART15:MCU TO ORIN 2A DEBUG UART LOGGER
UART14:MCU TO ORIN 2B DEBUG UART LOGGER
```

GPIO_E5	MUX0	GPIO_AP	I057	Default
	MUX2	USB	OC	
	MUX4	SAC1	TXRXD3	
	MUX5	UART4	RXD	
	MUX6	SEHC2	EMMC_CMD	
GPIO_E6	MUX0	GPIO_AP	I058	Default
	MUX2	SEHC1	LED_CTRL	
	MUX4	SAC1	TXRXD4	
	MUX5	UART4	CTSN	



门槛电压: 0.8V



监控电压Vit-:2.88V

Td:delay time 200ms






Figure 1. Delay and Time Out Timing Diagram

CAN #1




所有CAN总线LAYOUT差分处理

CAN #7




CAN #2




5V:0.5A 3.3V:0.5A


CAN #8




CAN #3




CAN #9




CAN #4



CAN #10




CAN #5




CAN #1-12 SAFETY


CAN #11



CAN #6




CAN #12




Rev	<Title>	Rev
Rev	Document Number	Rev
D	<Doc>	<Doc>
Rev	Page	25 of 100

CAN #13




所有CAN总线LAYOUT差分处理


CAN #19




CAN #14



CAN #20




CAN #15




5V:0.5A 3.3V:0.5A


CAN #21




CAN #16



CAN #22




CAN #17



CAN #13-22 SAFETY

CAN #18






S0-MCU处理


S1-MCU处理

S0-MCU处理


S1-MCU处理







5
 4
 3
 2
 1
 门檻电压：0.8V



5
 4
 3
 2
 1
 门檻电压：0.8V





POWER	CURRENT
VDD_SF	4000mA
VDD_AP	500mA
VDD_RTC	50mA
AVDD_SF	40mA
AVDD_AP	30mA
AVDD_ADC	30mA
AVDD_DCDC	1mA
LDO_PVIN	5000mA
AVDD_USB	80mA
VDDIO_GPIO_A	75mA
VDDIO_GPIO_BC	200mA
VDDIO_GPIO_D	250mA
VDDIO_GPIO_E	150mA
VDDIO_GPIO_F	50mA
VDDIO_GPIO_G	100mA
VDDIO_GPIO_H	100mA
VDDIO_GPIO_L	100mA
VDDIO_GPIO_M	100mA
VDDIO_GPIO_S	100mA
VDDIO_GPIO_X	100mA
VDDIO_GPIO_Y	100mA

DCDC_VSEL	R2111	0R-0402
DCDC_PDZ	R2112	0R-0402
LDO_MODE	R2113	0R-0402

PDZ	DCDC Function
0	ENABLE
1	DISABLE

DCDC_VSEL	DCDC Output
0	0.8V
1	1.8V


LDO_MODE	LDO Output
0	0.8V
1	1.8V

default is 1.8V




1A

至少20mil线径



至少20mil线径 1.5A




Deault:S76HS512TC0BHB010 1.8V

S76HS512TC0BHB010 1.8V

S76HL512TC0BHB010 3.3V

MT35XU256ABAI12-0AUT 1.8V



8.4 器件功能模式

表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
DIR			
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。

default is 1.8V

1.8V 1A

UART7 DEBUG FOR 4232

UART7
DEBUG UART

Table 2. Function Table
(Each Transceiver)⁽¹⁾⁽²⁾

CONTROL INPUTS		Port Status		OPERATION
OE	DIRx	A PORT	B PORT	
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	H	Input (Hi-Z)	Output (Enabled)	A data to B bus
H	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

- (1) Input circuits of the data I/Os are always active.
(2) Pins configured as inputs should not be left floating.


1.8V 1A

ID:0X56



File	<Title>		
Size	Document Number		Rev
C	<Doc>		<Rev Code>
Date:		Sheet	71 of 190

default is 3.3V

3.3V 1A



default mode is FLASH BOOT



MCU ID:0X02







Table 6.1: Boot Mode

Boot Mode	Description	Notes
1110	User JTAG Mode	In this mode, Boot ROM lockout sensitive confidential information then configure core into ARM mode, disable MPU then enable JTAG. This mode available on Development mode only
0000	XSPI NOR/Type Flash	
0001	XSPI NAND Flash	
0010	eMMC1	
0011	SD1	
0100	SD2	
0101	XSPI Slave Port	Boot from XSPI slave interface
1000	USB Boot	




default is 3.3V

3.3V 1A



CANFD 22

1.8V 1A



MCU OUT


MCU IN

GPIO_G0_ENET1_TXC	<<SYS_2_MII1_RXCLK	[126]
GPIO_G1_ENET1_TXD0	<<SYS_2_MII1_RXD0	[126]
GPIO_G2_ENET1_TXD1	<<SYS_2_MII1_RXD1	[126]
GPIO_G3_ENET1_TXD2	<<SYS_2_MII1_RXD2	[126]
GPIO_G4_ENET1_TXD3	<<SYS_2_MII1_RXD3	[126]
GPIO_G5_ENET1_TXEN	<<SYS_2_MII1_RXDV	[126]
GPIO_G6_ENET1_RXC	<<SYS_2_MII1_TXCLK	[126]
GPIO_G7_ENET1_RXD0	<<SYS_2_MII1_TXD0	[126]
GPIO_G8_ENET1_RXD1	<<SYS_2_MII1_TXD1	[126]
GPIO_G9_ENET1_RXD2	<<SYS_2_MII1_TXD2	[126]
GPIO_G10_ENET1_RXD3	<<SYS_2_MII1_TXD3	[126]
GPIO_G11_ENET1_RXDV	<<SYS_2_MII1_TXEN	[126]

89586 IN

89586 OUT

1.8V 1A



MCU OUT

MCU IN


MCU_GPIO_M0	GPIO_M0_ENET2_TXC	<<MII1_RXCLK	[117]
MCU_GPIO_M1	GPIO_M1_ENET2_TXD0	<<MII1_RXD0	[117]
MCU_GPIO_M2	GPIO_M2_ENET2_TXD1	<<MII1_RXD1	[117]
MCU_GPIO_M3	GPIO_M3_ENET2_TXD2	<<MII1_RXD2	[117]
MCU_GPIO_M4	GPIO_M4_ENET2_TXD3	<<MII1_RXD3	[117]
MCU_GPIO_M5	GPIO_M5_ENET2_TXEN	<<MII1_RXDV	[117]
MCU_GPIO_M6	GPIO_M6_ENET2_RXC	<<MII1_TXCLK	[117]
MCU_GPIO_M7	GPIO_M7_ENET2_RXD0	<<MII1_TXD0	[117]
MCU_GPIO_M8	GPIO_M8_ENET2_RXD1	<<MII1_TXD1	[117]
MCU_GPIO_M9	GPIO_M9_ENET2_RXD2	<<MII1_TXD2	[117]
MCU_GPIO_M10	GPIO_M10_ENET2_RXD3	<<MII1_TXD3	[117]
MCU_GPIO_M11	GPIO_M11_ENET2_RXDV	<<MII1_TXEN	[117]

89586 IN

89586 OUT

3.3V 1A

default is 3.3V



3.3V TTL

uart11 txd
uart11 rxd



485

3.3V TTL

uart10 txd
uart10 rxd




TO M-MCU

3.3V TTL

uart9 txd
uart9 rxd



485



3.3V TTL

uart8 txd
uart8 rxd

TO IO CON

3.3V 1A

default is 1.8V



UART4:NMEA/PPS IN

UART7:DEBUG

UART10:TO M-MCU UART3

UART11:485

UART9:485

UART3 :485

UART6 :485

UART2: TO IO CON

UART8: TO IO CON

Rev	
Rev	<Title>
D	Document Number
Rev	<Doc>
Rev	Rev

default is 3.3V

default is 3.3V

default is 3.3V

3.3V 1A

MICROSD 1

3.3V 1A

CANFD X21

3.3V 1A

UART4:NMEA/PPS IN
UART7:DEBUG
UART10:TO M-MCU UART3



UART11:485
UART9:485


UART3 :485
UART6 :485

UART2: TO IO CON
UART8: TO IO CON
UART5: TO IO CON

3.3V 1A

default is 3.3V









至少20mil线径

from 底板



swd



至少30mil线径



0.825V 4A







POWER	CURRENT
VDD_SF	4000mA
VDD_AP	500mA
VDD_RTC	50mA
AVDD_SF	40mA
AVDD_AP	30mA
AVDD_ADC	30mA
AVDD_DCDC	1mA
LDO_PVIN	500mA
AVDD_USB	80mA
VDDIO_GPIO_A	75mA
VDDIO_GPIO_BC	200mA
VDDIO_GPIO_D	250mA
VDDIO_GPIO_E	150mA
VDDIO_GPIO_F	50mA
VDDIO_GPIO_G	100mA
VDDIO_GPIO_H	100mA
VDDIO_GPIO_L	100mA
VDDIO_GPIO_M	100mA
VDDIO_GPIO_S	100mA
VDDIO_GPIO_X	100mA
VDDIO_GPIO_Y	100mA

PDZ	DCDC Function
0	ENABLE
1	DISABLE


DCDC_VSEL	DCDC Output
0	0.8V
1	1.8V

LDO_MODE	LDO Output
0	0.8V
1	1.8V

File	<Title>	Rev	<RevCode>
Doc	Document Number		
Doc	CustomDoc		
Page	1	Sheet	78 of 190




AD1




default is 1.8V



至少20mil线径



至少20mil线径 1.5A



Default:S76HS512TC0BHB010 1.8V
S76HS512TC0BHB010 1.8V
S76HL512TC0BHB010 3.3V
MT35XU256ABA1G12-0AUT 1.8V

8.4 器件功能模式

表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线

(1) 数据 I/O 的输入电路始终处于激活状态, 并应保持为有效逻辑电平。

default is 1.8V

1.8V 1A

UART7 DEBUG FOR 4232

UART7 DEBUG UART

Table 2. Function Table
(Each Transceiver)⁽¹⁾⁽²⁾

CONTROL INPUTS		Port Status		OPERATION
OE	DIRx	A PORT	B PORT	
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	H	Input (Hi-Z)	Output (Enabled)	A data to B bus
H	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

- (1) Input circuits of the data I/Os are always active.
(2) Pins configured as inputs should not be left floating.

1.8V 1A


ID:0X56

MCU_GPIO_Y5 R707 OR ENET2_INT_N 12
MCU_GPIO_Y6 R709 OR MCU_GPIO_Y6_UART7_TXD 22
MCU_GPIO_Y7 R711 OR MCU_GPIO_Y7_UART7_RXD 22



File			
<Title>			
Size	Document Number		Rev
C	<Doc>		<Rev Code>
Date:	Sheet 81 of 190		

default is 3.3V

3.3V 1A



default mode is FLASH BOOT



MCU ID:0X01






Table 6-1: Boot Mode		
Boot Mode	Description	Notes
1110	User JTAG Mode	In this mode, Boot ROM lockout. Setmode confidential information then configure core into JTAG mode, disable MPU then enable JTAG. This mode available on Development mode only.
0000	XSPI1 NOR/Hyper Flash	-
0001	XSPI3 NAND Flash	-
0010	emMC1	-
0011	SD1	-
0100	SD2	-
0101	XSPI Slave Port	Boot from XSPI slave interface
1000	USB Boot	-



1.8V 1A



MCU OUT

MCU IN

GPIO_G0_ENET1_TXC	>>>SYS_2_MII2_RXCLK	[126]
GPIO_G1_ENET1_TXD0	>>>SYS_2_MII2_RXD0	[126]
GPIO_G2_ENET1_TXD1	>>>SYS_2_MII2_RXD1	[126]
GPIO_G3_ENET1_TXD2	>>>SYS_2_MII2_RXD2	[126]
GPIO_G4_ENET1_TXD3	>>>SYS_2_MII2_RXD3	[126]
GPIO_G5_ENET1_TXEN	>>>SYS_2_MII2_RXDV	[126]
GPIO_G6_ENET1_RXC	>>>SYS_2_MII2_TXCLK	[126]
GPIO_G7_ENET1_RXD0	>>>SYS_2_MII2_TXD0	[126]
GPIO_G8_ENET1_RXD1	>>>SYS_2_MII2_TXD1	[126]
GPIO_G9_ENET1_RXD2	>>>SYS_2_MII2_TXD2	[126]
GPIO_G10_ENET1_RXD3	>>>SYS_2_MII2_TXD3	[126]
GPIO_G11_ENET1_RXDV	>>>SYS_2_MII2_TXEN	[126]

89586 IN

89586 OUT

1.8V 1A





MCU OUT

MCU IN

MCU_GPIO_M0	GPIO_M0_ENET2_TXC	>>>MII2_RXCLK	[117]
MCU_GPIO_M1	GPIO_M1_ENET2_TXD0	>>>MII2_RXD0	[117]
MCU_GPIO_M2	GPIO_M2_ENET2_TXD1	>>>MII2_RXD1	[117]
MCU_GPIO_M3	GPIO_M3_ENET2_TXD2	>>>MII2_RXD2	[117]
MCU_GPIO_M4	GPIO_M4_ENET2_TXD3	>>>MII2_RXD3	[117]
MCU_GPIO_M5	GPIO_M5_ENET2_TXEN	>>>MII2_RXDV	[117]
MCU_GPIO_M6	GPIO_M6_ENET2_RXC	>>>MII2_TXCLK	[117]
MCU_GPIO_M7	GPIO_M7_ENET2_RXD0	>>>MII2_TXD0	[117]
MCU_GPIO_M8	GPIO_M8_ENET2_RXD1	>>>MII2_TXD1	[117]
MCU_GPIO_M9	GPIO_M9_ENET2_RXD2	>>>MII2_TXD2	[117]
MCU_GPIO_M10	GPIO_M10_ENET2_RXD3	>>>MII2_TXD3	[117]
MCU_GPIO_M11	GPIO_M11_ENET2_RXDV	>>>MII2_TXEN	[117]

89586 IN


89586 OUT




3.3V TTL uart11 txd
 uart11 rxd 485

3.3V TTL uart10 txd
 uart10 rxd TO M-MCU

3.3V TTL uart9 txd
 uart9 rxd 485



3.3V TTL uart8 txd
 uart8 rxd TO IO CON



UART4:NMEA/PPS IN
UART7:DEBUG
UART10:TO M-MCU UART3

UART11:485
UART9:485

UART3 :485
UART6 :485
UART2: TO IO CON
UART8: TO IO CON

Rev	File	Doc
1	U188	U188
1	U188	U188
1	U188	U188




挂1个9010AA+1个9000BF


default is 3.3V



default is 3.3V




3.3V 1A





default is 3.3V

3.3V 1A

MICROSD 1



3.3V 1A



3.3V 1A


CANFD X21



UART4:NMEA/PPS IN
UART7:DEBUG
UART10:TO M-MCU UART3

UART11:485
UART9:485


UART3 :TO IO CON
UART6 :TO IO CON
UART2: TO IO CON
UART8: TO IO CON
UART5: TO IO CON




default is 3.3V

3.3V 1A





3.3V:0.5A



外置IMU485



ORIN x4 485 x2



POC链路参考9296A



96712芯片每种供电应保证至少1A

trigger X4




0X52-0101 0010
左边加0，后：
0010 1001
0X29

IIC ADDRESS:0X52
COAX GMSL2 6Gbps
IO 3.3V 连接器3.3V

MAX9212L07LV-VQ (DP03)				MAX9212L07LV-VQ (DP04)			
A1	A2	DEVICE ADDRESS		A1	A2	DEVICE ADDRESS	NON-VOLATILE DATA
0000	0001	0001		0000	0001	0001	0000
0001	0001	0001		0001	0001	0001	0001
0010	0001	0001		0010	0001	0001	0010
0011	0001	0001		0011	0001	0001	0011
0100	0001	0001		0100	0001	0001	0100
0101	0001	0001		0101	0001	0001	0101
0110	0001	0001		0110	0001	0001	0110
0111	0001	0001		0111	0001	0001	0111
1000	0001	0001		1000	0001	0001	1000
1001	0001	0001		1001	0001	0001	1001
1010	0001	0001		1010	0001	0001	1010
1011	0001	0001		1011	0001	0001	1011
1100	0001	0001		1100	0001	0001	1100
1101	0001	0001		1101	0001	0001	1101
1110	0001	0001		1110	0001	0001	1110
1111	0001	0001		1111	0001	0001	1111




POC链路参考9296A



1MP19 R5592 3.3V 0.402 1MP12_POC_1
1MP19 R5593 3.3V 0.402 1MP12_POC_2


1MP12_POC_1 C3871 0.1uF 50V 0.402 1.500M
1MP12_POC_2 C3872 0.1uF 50V 0.402 1.500M




1MP19 R5594 3.3V 0.402 1MP12_POC_3
1MP19 R5595 3.3V 0.402 1MP12_POC_4

1MP12_POC_3 C3873 0.1uF 50V 0.402 1.500M
1MP12_POC_4 C3874 0.1uF 50V 0.402 1.500M

IIC ADDRESS: 0X52
COAX GMSL2 6Gbps
IO 3.3V 连接 器处3.3V



MAX9212 (100k) - 100k				MAX9212 (100k) - 100k			
SI	SD	SDI	SDO	SI	SD	SDI	SDO
0000	0000	0000	0000	0000	0000	0000	0000
0001	0001	0001	0001	0001	0001	0001	0001
0010	0010	0010	0010	0010	0010	0010	0010
0011	0011	0011	0011	0011	0011	0011	0011
0100	0100	0100	0100	0100	0100	0100	0100
0101	0101	0101	0101	0101	0101	0101	0101
0110	0110	0110	0110	0110	0110	0110	0110
0111	0111	0111	0111	0111	0111	0111	0111
1000	1000	1000	1000	1000	1000	1000	1000
1001	1001	1001	1001	1001	1001	1001	1001
1010	1010	1010	1010	1010	1010	1010	1010
1011	1011	1011	1011	1011	1011	1011	1011
1100	1100	1100	1100	1100	1100	1100	1100
1101	1101	1101	1101	1101	1101	1101	1101
1110	1110	1110	1110	1110	1110	1110	1110
1111	1111	1111	1111	1111	1111	1111	1111






trigger X4


1.8V TTL

96712芯片每种供电应保证至少1A


0X52-0101 0010
左边加0, 后:
0010 1001
0X29

1MP12 R5592 3.3V 0.402 1MP12_POC_1
1MP12 R5593 3.3V 0.402 1MP12_POC_2
1MP12 R5594 3.3V 0.402 1MP12_POC_3
1MP12 R5595 3.3V 0.402 1MP12_POC_4






POC链路参考9296A




96712芯片每种供电应保证至少1A



1.8V TTL




trigger X4



0X52-0101 0010
左边加0, 后:
0010 1001
0X29





IIC ADDRESS:0X52
COAX QMSL2 6Gbps
IO 3.3V 连接 器处3.3 V









MAX9211-0079-1V-0101				MAX9211-0079-1V-0101			
A1	A2	DEFINITION	VALUE	B1	B2	DEFINITION	VALUE
01-01	01-02	DATA	DATA	01-01	01-02	DATA	DATA
01-03	01-04	DATA	DATA	01-03	01-04	DATA	DATA
01-05	01-06	DATA	DATA	01-05	01-06	DATA	DATA
01-07	01-08	DATA	DATA	01-07	01-08	DATA	DATA
01-09	01-10	DATA	DATA	01-09	01-10	DATA	DATA
01-11	01-12	DATA	DATA	01-11	01-12	DATA	DATA
01-13	01-14	DATA	DATA	01-13	01-14	DATA	DATA
01-15	01-16	DATA	DATA	01-15	01-16	DATA	DATA
01-17	01-18	DATA	DATA	01-17	01-18	DATA	DATA
01-19	01-20	DATA	DATA	01-19	01-20	DATA	DATA
01-21	01-22	DATA	DATA	01-21	01-22	DATA	DATA
01-23	01-24	DATA	DATA	01-23	01-24	DATA	DATA
01-25	01-26	DATA	DATA	01-25	01-26	DATA	DATA
01-27	01-28	DATA	DATA	01-27	01-28	DATA	DATA
01-29	01-30	DATA	DATA	01-29	01-30	DATA	DATA
01-31	01-32	DATA	DATA	01-31	01-32	DATA	DATA





POC链路参考9296A



IIC ADDRESS:0X52
COAX GMSL2 6Gbps
IO 3.3V 连接 器处3.3 V

96712芯片每种供电应保证至少1A





1.8V TTL








Pin	Symbol	Function	Pin	Symbol	Function
1	1	1.8V TTL	1	1	1.8V TTL
2	2	2.5V	2	2	2.5V
3	3	3.3V	3	3	3.3V
4	4	4.0V	4	4	4.0V
5	5	5.0V	5	5	5.0V
6	6	6.0V	6	6	6.0V
7	7	7.0V	7	7	7.0V
8	8	8.0V	8	8	8.0V
9	9	9.0V	9	9	9.0V
10	10	10.0V	10	10	10.0V
11	11	11.0V	11	11	11.0V
12	12	12.0V	12	12	12.0V
13	13	13.0V	13	13	13.0V
14	14	14.0V	14	14	14.0V
15	15	15.0V	15	15	15.0V
16	16	16.0V	16	16	16.0V
17	17	17.0V	17	17	17.0V
18	18	18.0V	18	18	18.0V
19	19	19.0V	19	19	19.0V
20	20	20.0V	20	20	20.0V
21	21	21.0V	21	21	21.0V
22	22	22.0V	22	22	22.0V
23	23	23.0V	23	23	23.0V
24	24	24.0V	24	24	24.0V
25	25	25.0V	25	25	25.0V
26	26	26.0V	26	26	26.0V
27	27	27.0V	27	27	27.0V
28	28	28.0V	28	28	28.0V
29	29	29.0V	29	29	29.0V
30	30	30.0V	30	30	30.0V
31	31	31.0V	31	31	31.0V
32	32	32.0V	32	32	32.0V
33	33	33.0V	33	33	33.0V
34	34	34.0V	34	34	34.0V
35	35	35.0V	35	35	35.0V
36	36	36.0V	36	36	36.0V
37	37	37.0V	37	37	37.0V
38	38	38.0V	38	38	38.0V
39	39	39.0V	39	39	39.0V
40	40	40.0V	40	40	40.0V
41	41	41.0V	41	41	41.0V
42	42	42.0V	42	42	42.0V
43	43	43.0V	43	43	43.0V
44	44	44.0V	44	44	44.0V
45	45	45.0V	45	45	45.0V
46	46	46.0V	46	46	46.0V
47	47	47.0V	47	47	47.0V
48	48	48.0V	48	48	48.0V
49	49	49.0V	49	49	49.0V
50	50	50.0V	50	50	50.0V
51	51	51.0V	51	51	51.0V
52	52	52.0V	52	52	52.0V
53	53	53.0V	53	53	53.0V
54	54	54.0V	54	54	54.0V
55	55	55.0V	55	55	55.0V
56	56	56.0V	56	56	56.0V
57	57	57.0V	57	57	57.0V
58	58	58.0V	58	58	58.0V
59	59	59.0V	59	59	59.0V
60	60	60.0V	60	60	60.0V
61	61	61.0V	61	61	61.0V
62	62	62.0V	62	62	62.0V
63	63	63.0V	63	63	63.0V
64	64	64.0V	64	64	64.0V
65	65	65.0V	65	65	65.0V
66	66	66.0V	66	66	66.0V
67	67	67.0V	67	67	67.0V
68	68	68.0V	68	68	68.0V
69	69	69.0V	69	69	69.0V
70	70	70.0V	70	70	70.0V
71	71	71.0V	71	71	71.0V
72	72	72.0V	72	72	72.0V
73	73	73.0V	73	73	73.0V
74	74	74.0V	74	74	74.0V
75	75	75.0V	75	75	75.0V
76	76	76.0V	76	76	76.0V
77	77	77.0V	77	77	77.0V
78	78	78.0V	78	78	78.0V
79	79	79.0V	79	79	79.0V
80	80	80.0V	80	80	80.0V
81	81	81.0V	81	81	81.0V
82	82	82.0V	82	82	82.0V
83	83	83.0V	83	83	83.0V
84	84	84.0V	84	84	84.0V
85	85	85.0V	85	85	85.0V
86	86	86.0V	86	86	86.0V
87	87	87.0V	87	87	87.0V
88	88	88.0V	88	88	88.0V
89	89	89.0V	89	89	89.0V
90	90	90.0V	90	90	90.0V
91	91	91.0V	91	91	91.0V
92	92	92.0V	92	92	92.0V
93	93	93.0V	93	93	93.0V
94	94	94.0V	94	94	94.0V
95	95	95.0V	95	95	95.0V
96	96	96.0V	96	96	96.0V
97	97	97.0V	97	97	97.0V
98	98	98.0V	98	98	98.0V
99	99	99.0V	99	99	99.0V
100	100	100.0V	100	100	100.0V


0X52-0101 0010
左边加0, 后:
0010 1001
0X29

trigger x4







3RD




4TH








4TH








Rev	01
Date	2023-10-10
Author	John Doe
Checker	Jane Smith
Appr	Mike Johnson







File				NC	
Size	Document Number				Rev
	Custom Doc				-Rev Code-
Date	Sheet			98	of 190

电源引脚分布
共19路
芯片共18个




保证本页电源引脚至少0.8A

only BANK A B C can be used to ADC in




NMEA/PPS 3V3 FROM TBOX

M_MCU_PPS/NMEA_TTL_3V3




TO M-MCU

S0_MCU_PPS_TTL_3V3




TO S0-MCU

S1_MCU_PPS_TTL_3V3



TO S1-MCU

M_MCU_PPS_TTL_1V8应接到PWM PIN



TO M-MCU


8.4 器件功能模式

控制输入 ⁽¹⁾	输入/输出	输出/输入	操作
EN	输入 (低电平)	输入 (高电平)	数据接收并发送
CS	输入 (低电平)	输入 (高电平)	数据接收并发送

(1) 低电平 EN 的输入与电路内部电子器件匹配，并应保持为有效低电平。

保证本页电源引脚至少0.8A

PPS 1.8V TO 1.8V



U654 U655靠近U529放置

默认形态是直通给到3个MCU和4个ORIN+IO CON

NMEA 1.8V TO 1.8V





图 8-1 Function Table⁽¹⁾


EN	CS	SR	Input Operation	Output Operation
0	0	0	数据接收并发送	数据接收并发送
1	0	0	数据接收并发送	数据接收并发送
1	1	0	数据接收并发送	数据接收并发送
1	1	1	数据接收并发送	数据接收并发送

(1) Input Operation of the data CS are shown when EN and SR are 0 and 1 in order to be able to high level.

TO ORIN 2B USB




TO子板 for IMU




深台纬翔 12PIN

定位信息




红绿灯+codec 深台纬翔 24PIN

散热铜皮




LED Connector



MUX-1

DEFAULT IS ORIN1A
手动拉高，切ORIN-2A




Sel: low D+ = HSD1+ D- = HSD1-
Sel: high D+ = HSD2+ D- = HSD2-
Sel > 1.3V: high Sel < 0.5V: low

Route length difference : $\approx 1\text{mm}$
Route diff pair impedance : 90Ω


MCU BOOTMODE 拉高信号
默认该电压为0V，接上USB线缆后
为5V
USB烧录后拔线重启，即从flash启动

磁珠两侧至少1A电流


MUX-2



HUB-1






第一级HUB：上行通道




4232-4 IO子板

PDU USB-1

PDU USB-2(原来)
HUB-3上行口(现在)




Crystal




Note 1: To reserve R18 for EMI consideration is recommended.
Note 2: The value of C14/C15 depend on crystal requirement.

门槛电压: 0.8V delay time is 10ms




File		
US022_0_166291-05.00		
File	Document Number	Rev
	CustomDoc	Rev
File	Sheet 102 of 106	

HUB-2




1A



Note 1: To reserve R18 for EMI consideration is recommended.
Note 2: The value of C14/C15 depend on crystal requirement.

第2级HUB：上行通道

1A




4232-1 交换机1/3

4232-2 交换机2/4


4232-3 M-MCU DEBUG

HUB-3-USB-BACKUP




门槛电压: 0.8V


delay time is 10ms




File		USB2_0_16A20F1-DEB.UG	
Size	Document Number	Rev	
	ControlDoc	<Rev>	
Page	Format	103	of 190







手动拉高，切ORIN-2A



DEFAULT MODE IS A=B2 (ORIN-1A)

Table 1. Function Table

INPUTS		INPUT/OUTPUT A	FUNCTION
OE	S		
L	L	B1	A port = B1 port
L	H	B2	A port = B2 port
H	X	Z	Disconnect


8.4 器件功能模式

表 8-1. 功能表

控制输入 ⁽¹⁾	端口状态		操作
	A 端口	B 端口	
L	输出 (启用)	输入 (高阻态)	B 数据到 A 总线
H	输入 (高阻态)	输出 (启用)	A 数据到 B 总线


(1) 数据 I/O 的输入电路始终处于激活状态，并应保持为有效逻辑电平。

HUB-2



第2级HUB：上行通道

1A




Note 1: To reserve R18 for EMI consideration is recommended.
Note 2: The value of C14/C15 depend on crystal requirement.



S1-MCU USB烧录

S2-MCU USB烧录


M-MCU USB烧录






PDU USB-2(现在)



门檻电压：0.8V delay time is 10ms









4 ORIN DEBUG UART





Title				FT4232 FOR 40RIN DEBUG			
Size		Document Number				Rev	
CustomDoc>						<RevCoda>	
Date:		Sheet		108		of 190	

File			
NC			
Size	Document Number		Rev
D	cDoc		cRev
Page		Total of	100




50
51





50
51



This part power is used to ORIN 1A/1B.



This part power is used to ORIN 2A/2B.




Power sequence: 12V->12V_PG(VIN_PWR_BAD_N)
12V_PG(3V3/1V8_EN)->3V3_PG(MODULE_POWER_ON)



12V 3合1


12V 1A






S0-MCU处理

S1-MCU处理

M-MCU不处理




5V 2A




Rev	MC
Rev	Document Number
D	0000
D	0000

1A

$$L = 1.59 UH$$


The schematic diagram shows the LED driver circuit for the Green LED. The circuit is powered by 3V3_COM_PPS. It includes a TP256 input, a 3V3_2IN1 input, a 40060 resistor, a 1K-0402 resistor, an LED 104, and a TP258 output connected to GND.

Title			
NC			
Size	Document Number		Rev
	Customer/Doc#		<Rev/Doc#>
Size	Sheet 115 of 130		



Interface Name	Total Number of Interfaces	Port Number Mapping Options
1000BASE-T1/100BASE-T1/BroadR-Reach	4	Port 0, 1, 2, 3
100BASE-T1/BroadR-Reach	4	Port 4, 5, 6, 9, 10, 11
1-Gb/s SGMII	4	Port 4, 5, 6, 9
1000BASE-T1/100Base-TX	1	Port 11
XFI5G/2.5G/1G SerDes	6	Port 8, 12, 13, 14, 15, 16
RGMIILMI/RMII/RMII	4	Port 8, 10, 11, 12, 13, 14, 15, 16
PCIe Gen4	2	Port 8, 15, 16
Internal 1-Gb/s interface to an Arm subsystem	1	Port 7

[illegible][illegible]

P8 OR P15 RGMII

P14 OR P16 RGMII

DEBUG C OR F?


The schematic diagram illustrates the I/O interface for the SMI5000 module. It shows the connection of various pins from the SMI5000 module to the SMI5000 module. The schematic includes power supply connections for +3V3, +5V, and GND. It also shows the connection of the SMI5000 module's I/O pins to the SMI5000 module's I/O pins. The schematic is labeled with 'SMI5000' and 'SMI5000'.

0.3V


11

2014 KPA 180020C




Note: Place R169 a 0-ohm resistor to ground at SPI_STM1 pin if flash-less mode is used. Remove this 0ohm resistor when the flash is attached.



- 1: Port 10 RGMII/MV+MURM interface is available only if Port 12 RGMII/MV+MURM interface is not used.
- 2: Port 11 RGMII/MV+MURM interface is available only if Port 13 RGMII/MV+MURM interface is not used.
- 3: Port 16 RGMII/MV+MURM interface is available only if Port 14 RGMII/MV+MURM interface is not used.
- 4: Port 15 RGMII/MV+MURM interface is available only if Port 8 RGMII/MV+MURM interface is not used. Port 15 PCIe interface is available only if Port 8 PCIe interface is not used.






default is 1V8







Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sheet 119 of 190	


板边
板边
板边
板边



Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sheet 120 of 190	




100BASE-T1 P4 5 6 9





门槛电压: 0.8V

delay time is 10ms

89586M




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sheet 122 of 190	




WIRING SCHEDULE			
P1	Color	P2	
Pin1	白绿	Pin10	
Pin2	绿色	Pin11	
Pin3	白橙	Pin5	
Pin6	橙色	Pin6	
Pin4	蓝色	Pin3	
Pin5	白蓝	Pin2	
Pin7	白棕	Pin7	
Pin8	棕色	Pin8	
铁壳	GND	铁壳	

网线侧


线缆侧




POWER OF SYS-SW-1



POWER OF SYS-SW-2



POWER OF GW-SW-1



POWER OF GW-SW-2





Table 1: BCM89586M Port Mapping

Interface Name	Total Number of Interfaces	Port Number Mapping Options
100BASE-T1/100BASE-T1/BroadR-Reach	4	Port 0, 1, 2, 3
100BASE-T1/BroadR-Reach	6	Port 4, 5, 6, 9, 10, 11
1-Gb/s SGMII	4	Port 4, 5, 6, 9
1000BASE-T/100Base-TX	1	Port 11
XFI/5.2G/5G/1G SerDes	6	Port 8, 12, 13, 14, 15, 16
RGMIII/MII/RVMIII/RMII	4	Port 8, 10, 11, 12, 13, 14, 15, 16
PCIe Gen4	2	Port 8, 15, 16
Internal 1-Gb/s interface to an Arm subsystem	1	Port 7


SYS-2

[illegible]


Default is Crystal: 00



Crystal



P4 5 6 7 TO IO CON



```
MII1:P10 OR P12 RGMII,P10
MII2:P11 OR P13 RGMII,P13
```

P8 OR P15 RGMII


```
PCIE/NC
PCIE1:P8
PCIE0:P16
```

P14 OR P16 RGMII

1000TX

DEBUG C OR F?

M IS PC



ID CODE: 0X03


GPI05:ID0

GPIO3:ID1 


SW状态指示LED0 指示心跳

IIC_SCL (010) 2520_PWV_SCL

IIC SDA





Note: Place R169 a 0-ohm resistor to ground at SPI_SIO1 pin if flash-less mode is used. Remove this 0ohm resistor when the flash is attached.





SYS_2_+3V3

SMI MASTER TO PHY

SMI MASTER TO PHY






1. Port 10 RGMII/MV/MRMR interface is available only if Port 12 RGMII/MV/MRMR interface is not used.
2. Port 11 RGMII/MV/MRMR interface is available only if Port 13 RGMII/MV/MRMR interface is not used.
3. Port 16 RGMII/MV/MRMR interface is available only if Port 14 RGMII/MV/MRMR interface is not used.
4. Port 15 RGMII/MV/MRMR interface is available only if Port 8 RGMII/MV/MRMR interface is not used. Port 15 PCIE interface is available only if Port 8 PCIE interface is not used.






```
default is 1V8
```

Title		<Title>	
Size	Document Number	Rev	
D	<Doc>	<Rev Code>	
Date	Sheet		127 of 190







Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:		Sheet	128 of 190

板边
板边
板边
板边









Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Sheet 129 of 190		




DC Block & Termination

SWITCH-1	1	2
SWITCH-2	4	3





delay time is 10ms

89586M



Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sheet 131 of 190	




WIRING SCHEDULE			
P1	Color	P2	
Pin1	白绿	Pin10	
Pin2	绿色	Pin11	
Pin3	白橙	Pin5	
Pin6	橙色	Pin6	
Pin4	蓝色	Pin3	
Pin5	白蓝	Pin2	
Pin7	白棕	Pin7	
Pin8	棕色	Pin8	
铁壳	GND	铁壳	

网线侧

线缆侧


File		<Title>	Rev
Size	C	Document Number	<Doc>
Date:		Sheet	132 of 190

CAN #1




所有CAN总线LAYOUT差分处理


CAN #7




CAN #2




CAN #8



CAN #3




CAN #9




5V:0.5A 3.3V:0.5A


CAN #4




CAN #10




CAN #5




CAN #11



CAN #6



CAN #12




CAN #1-12 SAFETY




Rev	<Title>	
Rev	Document Number	
D	Doc	

Interface Name	Total Number of Interfaces	Port Number Mapping Options
1000BASE-T1/100BASE-T1/BroadR-Reach	4	Port 0, 1, 2, 3
100BASE-T1/BroadR-Reach	6	Port 4, 5, 6, 9, 10, 11
1-Gb/s SGMII	6	Port 4, 5, 6, 9
1000BASE-T/100Base-TX	1	Port 11
XFI/5G/2.5G/1G SerDes	6	Port 8, 12, 13, 14, 15, 16
RGMIIMII/RvMII/RMII	8	Port 8, 10, 11, 12, 13, 14, 15, 16
PCIe Gen4	2	Port 8, 15, 16
Internal 1-Gb/s interface to an Arm subsystem	1	Port 7

GATEWAY-1






Default is Crystal: 00



1000TX




DEBUG C OR F?

M IS PC



1. Port 10 RGMII/MV-MRMR interface is available only if Port 12 RGMII/MV-MRMR interface is not used.
2. Port 11 RGMII/MV-MRMR interface is available only if Port 13 RGMII/MV-MRMR interface is not used.
3. Port 16 RGMII/MV-MRMR interface is available only if Port 14 RGMII/MV-MRMR interface is not used.
4. Port 15 RGMII/MV-MRMR interface is available only if Port 8 RGMII/MV-MRMR interface is not used. Port 15 PCIE interface is available only if Port 8 PCIE interface is not used.


板边
板边
板边
板边



Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:		Sheet 137 of 190	


DC Block & Termination

Port 0 MDI 1000BASE-T1




DC Block & Termination

Port 1 MDI 1000BASE-T1




DC Block & Termination

Port 2 MDI 1000BASE-T1



DC Block & Termination


Port 3 MDI 1000BASE-T1




DC Block & Termination

SWITCH-1

SWITCH-2




内置千兆T1-P3
SGMII-P5
内置千兆T1-P3
SGMII-P9



SWITCH-1

SWITCH-2




内置千兆T1-P0
SGMII-P9
内置千兆T1-P1
SGMII-P4



SWITCH-1

SWITCH-2




内置千兆T1-P2
RGMII-P8
SGMII-P5
RGMII-P8






Rev	Doc	Doc	Doc
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
41	41	41	41
42	42	42	42
43	43	43	43
44	44	44	44
45	45	45	45
46	46	46	46
47	47	47	47
48	48	48	48
49	49	49	49
50	50	50	50
51	51	51	51
52	52	52	52
53	53	53	53
54	54	54	54
55	55	55	55
56	56	56	56
57	57	57	57
58	58	58	58
59	59	59	59
60	60	60	60
61	61	61	61
62	62	62	62
63	63	63	63
64	64	64	64
65	65	65	65
66	66	66	66
67	67	67	67
68	68	68	68
69	69	69	69
70	70	70	70
71	71	71	71
72	72	72	72
73	73	73	73
74	74	74	74
75	75	75	75
76	76	76	76
77	77	77	77
78	78	78	78
79	79	79	79
80	80	80	80
81	81	81	81
82	82	82	82
83	83	83	83
84	84	84	84
85	85	85	85
86	86	86	86
87	87	87	87
88	88	88	88
89	89	89	89
90	90	90	90
91	91	91	91
92	92	92	92
93	93	93	93
94	94	94	94
95	95	95	95
96	96	96	96
97	97	97	97
98	98	98	98
99	99	99	99
100	100	100	100

delay time is 10ms

89586M



Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sheet 139 of 190	






WIRING SCHEDULE			
P1	Color	P2	
Pin1	白绿	Pin10	
Pin2	绿色	Pin11	
Pin3	白橙	Pin5	
Pin6	橙色	Pin6	
Pin4	蓝色	Pin3	
Pin5	白蓝	Pin2	
Pin7	白棕	Pin7	
Pin8	棕色	Pin8	
铁壳	GND	铁壳	


网线侧

线缆侧


File			<Title>
Size	Document Number		Rev
C	<Doc>		<Rev Code>
Date:		Sheet	140 of 190



Note: If the user can reserve the SMD connection for PCB testing on MD pins, refer the reserved circuit in the datasheet.



SGMII-P6
RGMII-P13
内置千兆T1-P0
RGMII-P13



P8


ADDRESS:0
1000BASE-T1 MASTER
RGMII MODE

PHY管理 MDCMDIO 原生

本页所有磁珠保证通流1A

RGMII 1.8V BANK
MDCMDIO 3.3V BANK
P8 13

1.8V TTL
ADDR:0X00
CLK_SEL: CRYSTAL
AN_EN: DISABLE ANTO
SPD: 1000-T1
MS_SEL:MASTER
PAR_CTRL:01 DISABLE



2.6.2 PHY Address

The BCM95984 allows a unique PHY address for the Management Interface. The address is set through the logic value of PHYAD, latched during reset. PHYAD is shared with the RxD1. The BCM95984 checks each MI management read or write command and performs the operation only if the address in the command matches the latched PHY address stored in the device.

Table 9: PHY Address Settings


PHYAD	PHY Address
0	0x0
1	0x1

Figure 5 shows a typical layout for the Management interface. To set a PHY Address signal to 0, leave the signal floating. No external pull-down resistor is required since the PHYAD address signal has internal pull-down resistors. To set the PHYAD address signal to 1, install a 4.7-kΩ pull-up resistor (R_{PU}) to OVDD.

The MDIO signal typically require a 1.5-kΩ pull-up resistor (R_{MDIO}) near the MAC, a series termination resistor near the MAC (R_{ST}), and series termination resistor near the PHY (R_{ST}) to match the trace impedance of the line. (Contact the MAC vendor for requirements.) For SMD traces, stuff R_{ST} with a 330 resistor.



The MDC signal typically requires a 1.5-kΩ pull-up resistor (R_{MDC}) near the MAC, a series termination resistor near the MAC (R_{ST}) to match the trace impedance of the line (contact the MAC vendor for requirements).



Figure 5: Management Interface Layout




When a MAC is driving more than one PHY, a star topology, shown in Figure 6, can be used for clock distribution. In this approach, the stub lengths should be kept equal to obtain the best results.

Figure 10: Power-Up and Power-Down Sequence





1.8V TTL
ADDR:0X01
CLK_SEL: CRYSTAL
AN_EN: DISABLE ANTO
SPD: 1000-T1
MS_SEL:MASTER
PAR_CTRL:01 DISABLE



2.6.2 PHY Address

The BCM9884 allows a unique PHY address for the Management Interface. The address is set through the logic value of PHYAD, latched during reset. PHYAD is shared with the RXD1. The BCM9884 checks each MII management read or write command and performs the operation only if the address in the command matches the latched PHY address stored in the device.

Table 9: PHY Address Settings


PHYAD	PHY Address
0	0x0
1	0x1

Figure 5 shows a typical layout for the Management interface. To set a PHY Address signal to 0, leave the signal floating. No external pull-down resistor is required since the PHYAD address signal has internal pull-down resistors. To set the PHYAD address signal to 1, install a 4.7-kΩ pull-up resistor (R_{PU}) to OVDD.

The MDIO signal typically require a 1.5-kΩ pull-up resistor (R_{MAC}) near the MAC, a series termination resistor near the MAC (R_{ST}), and series termination resistor near the PHY (R_{ST}) to match the trace impedance of the line. (Contact the MAC vendor for requirements.) For 50Ω traces, stuff R_{ST} with a 33Ω resistor.

The MDC signal typically requires a 1.5-kΩ pull-up resistor (R_{MAC}) near the MAC, a series termination resistor near the MAC (R_{ST}) to match the trace impedance of the line (contact the MAC vendor for requirements).

Figure 5: Management Interface Layout



When a MAC is driving more than one PHY, a star topology, shown in Figure 6, can be used for clock distribution. In this approach, the stub lengths should be kept equal to obtain the best results.

2.6.1 MDIO and MDC Interfaces

The MDIO and MDC interfaces can support either 2.5V or 3.3V operation depending on the voltage on the OVDD. The MDC clock can operate at rates up to 25 MHz. By default, the BCM9884 supports preamble suppression. This still requires a preamble of 32 ones for the first MDIO transaction. To disable preamble suppression set DEVAD = 0x1, Address = 0xA000, and bit[0] = 0x0.

Figure 10: Power-Up and Power-Down Sequence






Table 2: MDI Hardware Configuration Settings

MDI Configuration	AN_EN	SPD	MS
Force 100BASE-T1 Secondary	0	0	0
Force 100BASE-T1 Master	0	0	1
Force 1000BASE-T1 Secondary	0	1	0
Force 1000BASE-T1 Master	0	1	1



P13
ADDRESS:1
1000BASE-T1 MASTER
RGMII MODE
PHY管理 MDC/MDIO原生

本页所有磁珠保证通流1A
RGMII 1.8V BANK
MDCMDIO 3.3V BANK
P8 13



SWITCH-1



SWITCH-2




P10



P11




P10

P11



内置百兆T1-P10
内置百兆T1-P11
内置百兆T1-P10
内置百兆T1-P11






PHY Mode Configurations



PHY ADDRESS 0X00



Link/Act LED



Crystal




WAKE



PHY Control Signals



Switching Regulator



RGII



SGMII



INH



本页所有磁珠保证通流1A

ADDRESS:0

1000BASE-T1 MASTER

SGMII MODE






PHY管理 MDC/MDIO原生

P5

3.3V IO

3.3V BANK


P5 6 9 4



本页所有磁珠保证通流1A

ADDRESS:1
1000BASE-T1 MASTER
SGMII MODE
PHY管理 MDC/MDIO原生

P6 3.3V IO 3.3V BANK
P5 6 9 4



本页所有磁珠保证通流1A

ADDRESS:2

1000BASE-T1 MASTER

SGMII MODE


PHY管理 MDC/MDIO原生

P9 3.3V IO


3.3V BANK

P5 6 9 4


CAN #13




CAN #14




CAN #15




CAN #16



CAN #17



CAN #18




所有CAN总线LAYOUT差分处理


5V:0.5A 3.3V:0.5A

CAN #13-22 SAFETY


CAN #19




CAN #20



CAN #21




CAN #22




File			
<Title>			
Site ID	Document Number		Rev
	<Doc>		<Rev>
Date:	Page:	151	of 190


CAN #1




CAN #2




CAN #3




CAN #4



CAN #5



CAN #6




所有CAN总线LAYOUT差分处理


5V:0.5A 3.3V:0.5A

CAN #1-12 SAFETY


CAN #7




CAN #8




CAN #9




CAN #10



CAN #11




CAN #12




File			
<Title>			
Site ID	Document Number		Rev
	<Doc>		<Rev>
Date:	<div> <div>Page</div> <div>152</div> <div>of 190</div> </div>		

CAN #13




所有CAN总线LAYOUT差分处理

CAN #14




CAN #15




5V:0.5A 3.3V:0.5A

CAN #16




CAN #17




CAN #13-22 SAFETY


CAN #18




CAN #19




CAN #20



CAN #21




CAN #22



	Total Number of Interfaces	Port
loadR-Reach	4	Port
	6	Port
	4	Port
	1	Port
	6	Port
	4	Port
	2	Port
	4	Port

GATEWAY-2






```
PCIE/NC
PCIE1:P8
PCIE0:P16
```




1000TX

DEBUG C OR F?


M IS PC



Default is Crystal: 00




1. Port 10 RGSM:NRvMURM interface is available only if Port 12 RGSM:NRvMURM interface is not used.
2. Port 11 RGSM:NRvMURM interface is available only if Port 13 RGSM:NRvMURM interface is not used.
3. Port 16 RGSM:NRvMURM interface is available only if Port 14 RGSM:NRvMURM interface is not used.
4. Port 15 RGSM:NRvMURM interface is available only if Port 8 RGSM:NRvMURM interface is not used. Port 15 PCIE interface is available only if Port 8 PCIE interface is not used.





MDC/MDIO IS 3V3




本页所有磁珠保证通流2A





default is 1V8




Rev	<Title>	Rev
D	Document Number	Rev
000	0000	000



Title		<Title>
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Sheet 156 of 190	



板边
板边
板边
板边



Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:	Sheet 157 of 190		

Port 0 MDI 1000BASE-T1



Port 1 MDI 1000BASE-T1



Port 2 MDI 1000BASE-T1




00BASE-T1





File		
<Title>		
Size	Document Number	Rev
D	<Doc>	<Rev C>
Date: _____ <div style="float: right;"> Page 156 of 190 </div>		

delay time is 10ms

89586M






Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Sheet 159 of 190		



WIRING SCHEDULE			
P1	Color	P2	
Pin1	白绿	Pin10	
Pin2	绿色	Pin11	
Pin3	白橙	Pin5	
Pin6	橙色	Pin6	
Pin4	蓝色	Pin3	
Pin5	白蓝	Pin2	
Pin7	白棕	Pin7	
Pin8	棕色	Pin8	
铁壳	GND	铁壳	

网线侧


线缆侧



P8
ADDRESS:0
1000BASE-T1 MASTER
RGMII MODE
PHY管理 MDCMDIO 原生

本页所有磁珠保证通流1A

RGMII 1.8V BANK
MDCMDIO 3.3V BANK
P8 13



2.6.2 PHY Address

The BCM95984 allows a unique PHY address for the Management Interface. The address is set through the logic value of PHYAD, latched during reset. PHYAD is shared with the RXD11. The BCM95984 checks each MI management read or write command and performs the operation only if the address in the command matches the latched PHY address stored in the device.

Table 9: PHY Address Settings


PHYAD	PHY Address
0	0x0
1	0x1

Figure 5 shows a typical layout for the Management Interface. To set a PHY Address signal to 0, leave the signal floating. No external pull-down resistor is required since the PHYAD address signal has internal pull-down resistors. To set the PHYAD address signal to 1, install a 4.7-kΩ pull-up resistor (R_{PU}) to OVDD.



The MDIO signal typically requires a 1.5-kΩ pull-up resistor (R_{MAC}) near the MAC, a series termination resistor near the MAC (R_{ST}), and series termination resistor near the PHY (R_{PT}) to match the trace impedance of the line. (Contact the MAC vendor for requirements.) For 500 traces, stuff R_{ST} with a 33Ω resistor.

The MDC signal typically requires a 1.5-kΩ pull-up resistor (R_{MAC}) near the MAC, a series termination resistor near the MAC (R_{ST}) to match the trace impedance of the line (contact the MAC vendor for requirements).

Figure 5: Management Interface Layout




When a MAC is driving more than one PHY, a star topology, shown in Figure 6, can be used for clock distribution. In this approach, the stub lengths should be kept equal to obtain the best results.







MDIO and MDC Interfaces



ADC interfaces can support either 2.5V or 3.3V operation depending on the voltage on the OVDD. The MDC is at rates up to 25 MHz. By default, the BCM95984 supports preamble suppression. This still requires a ones for the first MDIO transaction. To disable preamble suppression set DEVAD = 0x1, Address = 0xA000, and devq = 0x0.

Figure 10: Power-Up and Power-Down Sequence





When a MAC is driving more than one PHY, a star topology, shown in Figure 6, can be used for clock distribution. In this approach, the stub lengths should be kept equal to obtain the best results.



2.6.1 MDIO and MDC Interfaces

The MDIO and MDC interfaces can support either 2.5V or 3.3V operation depending on the voltage on the OVDD. The MDC clock can operate at rates up to 25 MHz. By default, the BCM95984 supports preamble suppression. This still requires a preamble of 32 ones for the first MDIO transaction. To disable preamble suppression set DEVAD = 0x1, Address = 0xA000, and bit[0] = 0x0.

Figure 10: Power-Up and Power-Down Sequence




Table 2: MDI Hardware Configuration Settings


MDI Configuration	AN_EN	SPD	MS
Force 100BASE-T1 Secondary	0	0	0
Force 100BASE-T1 Master	0	0	1
Force 1000BASE-T1 Secondary	0	1	0
Force 1000BASE-T1 Master	0	1	1

```
P13
ADDRESS:1
1000BASE-T1 MASTER
RGMII MODE
PHY管理      MDC/MDIO原生
```

本页所有磁珠保证通流1A

```
RGMII 1.8V BANK
MDCMDIO 3.3V BANK
P8 13
```


100BASE-T1 P10




GW_2_P10_100BASE-T1_MDIP [144]
 GW_2_P10_100BASE-T1_MDIN [144]
 GW_2_P11_100BASE-T1_MDIP [144]
 GW_2_P11_100BASE-T1_MDIN [144]



100BASE-T1 P11



File	<Title>		
Size	Document Number	Rev	
C	<Doc>	<Rev>	
Date:	Sheet	164	of 190



本页所有磁珠保证通流1A

ADRESS:0

1000BASE-T1 MASTER

SGMII MODE









PHY管理 MDC/MDIO原生

P5

3V3 IO

3.3V BANK

P5 6 9 4



本页所有磁珠保证通流1A


ADDRESS:2

1000BASE-T1 MASTER
SGMII MODE

P9 3V3 IO

3.3V BANK
P5 6 9 4

PHY管理 MDC/MDIO原生












POC链路参考9296A

96712芯片每种供电应保证至少1A


1.8V TTL

trigger x4






IIC ADDRESS: 0X52
 OXAX GMSL2 6Gbps
 IO 3.3V 连接 器处 3.3 V




MAX9213 (V1) - 0X52				MAX9213 (V1) - 0X52			
S1	S2	DATA	ADDRESS	S1	S2	DATA	ADDRESS
0X00	1X0	0X00	0X00	0X00	1X0	0X00	0X00
0X01	0X0	0X01	0X01	0X01	0X0	0X01	0X01
0X02	0X0	0X02	0X02	0X02	0X0	0X02	0X02
0X03	0X0	0X03	0X03	0X03	0X0	0X03	0X03
0X04	0X0	0X04	0X04	0X04	0X0	0X04	0X04
0X05	0X0	0X05	0X05	0X05	0X0	0X05	0X05
0X06	0X0	0X06	0X06	0X06	0X0	0X06	0X06
0X07	0X0	0X07	0X07	0X07	0X0	0X07	0X07
0X08	0X0	0X08	0X08	0X08	0X0	0X08	0X08
0X09	0X0	0X09	0X09	0X09	0X0	0X09	0X09
0X0A	0X0	0X0A	0X0A	0X0A	0X0	0X0A	0X0A
0X0B	0X0	0X0B	0X0B	0X0B	0X0	0X0B	0X0B
0X0C	0X0	0X0C	0X0C	0X0C	0X0	0X0C	0X0C
0X0D	0X0	0X0D	0X0D	0X0D	0X0	0X0D	0X0D
0X0E	0X0	0X0E	0X0E	0X0E	0X0	0X0E	0X0E
0X0F	0X0	0X0F	0X0F	0X0F	0X0	0X0F	0X0F


96712芯片每种供电应保证至少1A
 1.8V TTL





trigger X4










0X52-0101 0010
 左边加0, 后:
 0010 1001
 0X29







POC链路参考9296A




IIC ADDRESS:0X52
COAX GMSL2 6Gbps
IO 3.3V 连接 处3.3V

96712芯片每种供电应保证至少1A


1.8V TTL



MAX9213 (VCC = 0V)			
01	02	03	04
05	06	07	08
09	10	11	12
13	14	15	16
17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	32
33	34	35	36
37	38	39	40
41	42	43	44
45	46	47	48
49	50	51	52
53	54	55	56
57	58	59	60
61	62	63	64
65	66	67	68
69	70	71	72
73	74	75	76
77	78	79	80
81	82	83	84
85	86	87	88
89	90	91	92
93	94	95	96
97	98	99	100




trigger x4




0X52-0101 0010
左边加0, 后:
0010 1001
0X29







1ST



2ND



1ST




2ND


3RD


4TH

3RD

4TH








外置IMU给到4个ORIN+S1/S2-MCU

IMU TO ORIN x4+S1/S2-MCU 接到IO CON


H: A TO B
L: B TO A

IMU TO ORIN 1A/B
ORIN OUT




H: A TO B
L: B TO A

ORIN 1A/B UART4 TO IO CON



IMU TO ORIN 2A/B



ORIN 2A/B UART4 TO IO CON




Table 2. Function Table (Each Transceiver)⁽¹⁾⁽²⁾

CONTROL INPUTS		Port Status		OPERATION
OE	DIRx	A PORT	B PORT	
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	H	Input (Hi-Z)	Output (Enabled)	A data to B bus
H	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

(1) Input circuits of the data I/Os are always active.
(2) Pins configured as inputs should not be left floating.

Table 2. Function Table (Each Transceiver)⁽¹⁾⁽²⁾

CONTROL INPUTS		Port Status		OPERATION
OE	DIRx	A PORT	B PORT	
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	H	Input (Hi-Z)	Output (Enabled)	A data to B bus
H	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

(1) Input circuits of the data I/Os are always active.
(2) Pins configured as inputs should not be left floating.




8.4 器件功能模式

表 8-1. 功能表

控制输入	A 端口	B 端口	操作
L	输出 (使能)	输入 (高阻)	B 数据到 A 总线
H	输入 (高阻)	输出 (使能)	A 数据到 B 总线
X	输入 (高阻)	输入 (高阻)	隔离

(1) 数据 I/O 的输入电路始终处于激活状态，并且数据为高电平。

Doc No.	Doc Version	Doc Date
1.0	1.0	2023.10




- 信号汇总:
1. sys 交换机1 PORT11-100BASE-T1
 2. sys 交换机2 PORT11-100BASE-T1
 3. sys 交换机3 PORT4 5 6 9-SGMII/100-T1
 4. sys 交换机3 MDC/MDIO-100BASE-SSET
 5. ORIN x4 x2 485 TO IO COM ---485 x8
 6. ORIN x4 UART TO 485 TO DIR
 7. SYS/ANNA TO SMC (TTL)
 8. ORIN 1b usb2 to io con for backup
 9. ORIN 1b usb2 to io con for backup
 10. 12V_LIVE 给IO 板供电相关供电
 11. pps/anna 485 to 视频
 12. low con 0/1 con0/1
 13. s0/s1-mcu 28 1a1(即UART1)+s0/s1各2个DIR IO共30个IO
 14. s0/s1 MCU(2) 485 x2 扇出共4个
 15. ORIN 1a/2a 1b/2b usb2 to io con (子板for 485)
 16. ORIN x4 PCIe CO
 17. usb hub-usb tp io con
 18. m-mcu s0/s1-mcu/usb and JTAG
 19. SV_USB_COM to io con 刷板 +2个12V_LIVE
 20. 1个F7432 reset (ORIN 1A 2A MCU出来)
 21. M-MCU 6 VIO- 给5个PADC+个IO
 22. JAZA SELECT 板号(3.3V TTL)
 23. S0/S1 MCU SELECT 板号(3.3V TTL)
 24. 2个24V输入 Jcode 板 OK
 25. ORIN x4 IO 给子板4个对E7432的rst
 26. MCU x3 BOOT
 27. S0/S1 MCU SELECT选择信号

M-MCU UART/IO
ORIN 1A/1B/2A/2B 485 DIR
PHY RESET IIC 转

S-MCU/UART 2 3 5 6 8


3.3V TTL-用于切换ORIN 1A/2A主是哪个
3.3V TTL-用于切换S0-S1-MCU主是哪个
ORIN 1A/1B/2A/2B 485 DIR
BCK/MCU PPS/ANNA输出

手动拉高, 切ORIN-2A



24路 IO
S1-MCU UART/IO

24路 IO
S2-MCU UART/IO



Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K


Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K

Route length difference: 11mm
Route diff pair impedance: 94K



ADC CTRL信号没有A B

M-MCU JTAG烧录

S1-MCU JTAG烧录

S2-MCU JTAG烧录

S0/S1 UART5




MCU TX
MCU RX

(backup can-不用)


(backup can-不用)

从子板PC_USB底板转给(from pc)

Rev	1.0
Date	2023.10.10
Author	XXX
Checker	XXX





24V 2合1
FOR type c显示屏




CON1

ORIN X1-9 CAN0
X20 X2 =4 CAN0
TBOX CAN=2 CAN0
MONITOR1-MCU+22 CAN0
SYS1-MCU+23 CAN0
SYS2-MCU+23 CAN0
3个MCU的22路CAN底板在合并

共36路CAN，每个连接器18路CAN
CON OUT端共2个连接器
每个连接器定义11路CAN



V-CAN+接线控制底盒CAN+CAN LOGGER



R-CAN+摄像头4088ADAR以及前列smartcamera+CAN LOGGER



转连CAN+MCU和导远之间链接的轮速can
MCU将轮速信息通过这路can发给导远
24年量产版本，无此路can定义



I CAN+导远的imu数据，通过这路can传给a-mcu，再由a-mcu传给orin
外置的imu数据接入，第0路，此功能为冗余




CANFD-0是有效的



M CAN+ORIN(IPC)和S-MCU通信，此功能带冗余
CAN LOGGER
120K电阻放置在ORIN-1A M-MCU侧
导远IMU数据CAN
VCAN底盒数据从SYS-MCU CANFD-2接收，再用CANFD-1传给ORIN-CANFD-1

ADMIN0 CAN
无人驾驶域的管理CAN0



FINCAN CAN


整车解锁和看车控制

MC



QCAN-0

MC




MC

MC

CON2

V-CAN+接线控制底盒CAN+CAN LOGGER



MC




MC



I CAN+导远的imu数据，通过这路can传给a-mcu，再由a-mcu传给orin
外置的imu数据接入，第0路，此功能为冗余




CANFD-0是有效的



M CAN+ORIN(IPC)和S-MCU通信，此功能带冗余
CAN LOGGER
120K电阻放置在ORIN-1A M-MCU侧

ADMIN1 CAN

无人驾驶域的管理CAN1，带冗余



OR0 CAN1



OR0 CAN2



MC





MC



MC





本页芯片供电引脚应至少1A



S1-MCU处理



5V 4A



Vds最大60V
N MOS when Vgs>2.5V,Rds=0.05ohm,Id=40A
IO为1, Vgs不为1, 24V灯不亮
IO为0, Vgs=5V, S D导通 24V灯亮

FUNCTION TABLE





INPUTS	OUTPUT
A B	Y
H X	L
X H	L
L L	H



推挽输出高电平
在推挽输出模式下，P-MOS管和N-MOS管同时工作，通过对两个MOS管的导通控制，实现控制输出高电平，如图所示：




推挽输出低电平
在推挽输出模式下，GPIO口是可以直接输出高低电平的，不需要额外的上拉或下拉辅助电路，如图所示：



Sheet	1 of 1
Project Name	1A网络
File Name	1A网络

Title <div><Title></div>			
Size A	Document Number <div><Doc></div>		Rev <div><Re></div>
Date:	Sheet	189 of 190	



Title			
HOLES OF DB			
Size	Document Number	Rev	Rev Code
C	<Doc>		
Date:	Sheet 190 of 190		