Spartan6-DSP48A1 by Karim Mohamed

<u>Q1:</u>

1) RTL code:

Top Module:

```
module DSP48A1 #(
                            = 0,
    parameter AOREG
    parameter A1REG
                            = 1,
    parameter B0REG
                            = 0,
    parameter B1REG
                            = 1,
    parameter CREG
                            = 1,
                            = 1,
    parameter DREG
    parameter MREG
                            = 1,
    parameter PREG
                            = 1,
    parameter CARRYINREG
                           = 1,
    parameter CARRYOUTREG
                          = 1,
    parameter OPMODEREG
                           = 1,
    parameter CARRYINSEL
                            ="OPMODE5",
    parameter B_INPUT
                            ="DIRECT",
    parameter RSTTYPE
                           ="SYNC"
)(
    input [17:0] a,b,d,bcin,
    input [47:0] c,pcin,
    input [7:0] opmode,
    input rsta,rstb,rstm,rstp,rstc,rstd,rstcarryin,rstopmode,
    cea,ceb,cem,cep,cec,ced,cecarryin,ceopmode,clk,carryin,
    output [17:0] bcout,
    output [47:0] pcout,p,
    output [35:0] m,
    output carryout, carryoutf
);
    wire [7:0] opmode_mux,opmode_reg;
    dff #(.WIDTH(8),.RSTTYPE(RSTTYPE))
OPMODE_REG(opmode,opmode_reg,clk,ceopmode,rstopmode);
    mux2 #(.WIDTH(8)) op_mux(opmode_reg,opmode,OPMODEREG,opmode_mux);
    wire [17:0] d_reg,d_mux;
    dff #(.WIDTH(18),.RSTTYPE(RSTTYPE)) D REG (d,d reg,clk,ced,rstd);
```

```
mux2 #(.WIDTH(18)) m1(d reg,d,DREG,d mux);
   wire [17:0] b0_reg,bin_mux,b0_mux;
   assign bin_mux = (B_INPUT == "DIRECT")? b : (B_INPUT == "CASCADE")? bcin : 0;
   dff #(.WIDTH(18),.RSTTYPE(RSTTYPE)) B0 REG (bin mux,b0 reg,clk,ceb,rstb);
   mux2 #(.WIDTH(18)) m2(b0_reg,bin_mux,B0REG,b0_mux);
   wire [17:0] a0_reg,a0_mux;
   dff #(.WIDTH(18),.RSTTYPE(RSTTYPE)) A0_REG (a,a0_reg,clk,cea,rsta);
   mux2 #(.WIDTH(18)) m3(a0_reg,a,A0REG,a0_mux);
   wire [47:0] c_reg,c_mux;
   dff #(.WIDTH(48),.RSTTYPE(RSTTYPE)) C_REG (c,c_reg,clk,cec,rstc);
   mux2 #(.WIDTH(48)) m4(c_reg,c,CREG,c_mux);
   wire [17:0] padd_sub,padd_sub_mux,b1_reg,b1_mux,padd,psub;
   assign padd = d_mux + b0_mux;
   assign psub = d_mux - b0_mux;
   assign padd_sub = (opmode_mux[6])? psub : padd;
   mux2 #(.WIDTH(18)) m5(padd_sub,b0_mux,opmode_mux[4],padd_sub_mux);
   dff #(.WIDTH(18),.RSTTYPE(RSTTYPE)) B1_REG (padd_sub_mux,b1_reg,clk,ceb,rstb);
   mux2 #(.WIDTH(18)) m6(b1_reg,padd_sub_mux,B1REG,b1_mux);
    assign bcout = b1_mux;
   wire [17:0] a1_reg,a1_mux;
   dff #(.WIDTH(18),.RSTTYPE(RSTTYPE)) A1_REG (a0_mux,a1_reg,clk,cea,rsta);
   mux2 #(.WIDTH(18)) m7(a1_reg,a0_mux,A1REG,a1_mux);
   wire [35:0] m_res,m_reg,m_mux;
   assign m_res = a1_mux*b1_mux;
   dff #(.WIDTH(36),.RSTTYPE(RSTTYPE)) M_REG (m_res,m_reg,clk,cem,rstm);
   mux2 #(.WIDTH(36)) m8(m_reg,m_res,MREG,m_mux);
   assign m = (\sim (\sim m mux));
   wire [47:0] x_mux;
    mux4 #(.WIDTH(48))
m9(48'b0,\{12'b0,m_mux\},p,\{d_mux[11:0],a[17:0],b[17:0]\},opmode_mux[1:0],x_mux);
   wire [47:0] z_mux;
   mux4 #(.WIDTH(48)) m10(48'b0,pcin,p,c_mux,opmode_mux[3:2],z_mux);
   wire cin0_mux,cin_reg,cin1_mux;
    assign cin0_mux = (CARRYINSEL == "OPMODE5")? opmode_mux[5] : (CARRYINSEL ==
"CARRYIN")? carryin : 0;
```

```
dff #(.WIDTH(1),.RSTTYPE(RSTTYPE)) CYI(cin0 mux,cin reg,clk,cecarryin,rstcarryin);
   mux2 #(.WIDTH(1)) m11(cin_reg,cin0_mux,CARRYINREG,cin1_mux);
   wire [47:0] post_add_sub,post_add_sub_reg,post_add_sub_mux,post_add,post_sub;
   wire cout,cout add,cout sub;
    assign {cout_add,post_add} = z_mux+x_mux+{47'b0,cin1_mux};
    assign {cout_sub,post_sub} = z_mux-x_mux-{47'b0,cin1_mux};
    assign {cout,post_add_sub}= (opmode_mux[7])? {cout_sub,post_sub} :
{cout add,post add};
    dff #(.WIDTH(48),.RSTTYPE(RSTTYPE)) P_REG(post_add_sub,post_add_sub_reg,clk,cep,rstp);
   mux2 #(.WIDTH(48)) m12(post_add_sub_reg,post_add_sub,PREG,post_add_sub_mux);
                = post add sub mux;
    assign pcout = post_add_sub_mux;
   wire cout_reg,cout_mux;
   dff #(.WIDTH(1),.RSTTYPE(RSTTYPE)) CYO(cout,cout_reg,clk,cecarryin,rstcarryin);
   mux2 #(.WIDTH(1)) m13(cout_reg,cout,CARRYOUTREG,cout_mux);
    assign carryout = cout_mux;
    assign carryoutf = cout_mux;
endmodule
```

• DFF Module:

```
module dff(d,q,clk,enable,rst);
    parameter WIDTH = 18;
    parameter RSTTYPE = "SYNC";
    input [WIDTH-1:0] d;
    input clk,enable,rst;
    output reg [WIDTH-1:0] q;
    generate
        if(RSTTYPE == "SYNC")
            always @(posedge clk) begin
                 if(enable)
                     q <= (rst)? 0:d;
            end
        else if(RSTTYPE == "ASYNC")
            always @(posedge clk or posedge rst) begin
                 if(rst)
                     q \leftarrow 0;
                 else if (enable)
                     q \ll d;
            end
    endgenerate
endmodule
```

• MUX2 Module:

```
module mux2 (a,b,sel,out);
   parameter WIDTH = 18;
   input [WIDTH-1:0] a,b;
   input sel;
   output [WIDTH-1:0] out;
   assign out = (sel)? a:b;
endmodule
```

MUX4 Module:

Note: DFF, MUX2, and MUX4 were tested in previous assignments, so I skipped testing their control signals.

2) Testbench code:

```
module DSP48A1 tb ();
  parameter AOREG = 0;
  parameter A1REG = 1;
  parameter BOREG = 0;
  parameter B1REG = 1;
  parameter CREG = 1;
  parameter DREG = 1;
  parameter MREG = 1;
  parameter PREG = 1;
  parameter CARRYINREG = 1;
  parameter CARRYOUTREG = 1;
  parameter OPMODEREG = 1;
  parameter CARRYINSEL = "OPMODE5";
  parameter B_INPUT = "DIRECT";
  parameter RSTTYPE = "SYNC";
  reg [17:0] a, b, d, bcin;
  reg [47:0] c, pcin;
  reg [7:0] opmode;
```

```
rsta,
    rstb.
    rstm,
    rstp,
    rstc,
    rstd,
    rstcarryin,
    rstopmode,
    cea,
    ceb,
    cem,
    cep,
    ccec,
    ced,
    cecarryin,
    ceopmode,
    clk,
    carryin;
wire [17:0] bcout_dut;
wire [47:0] pcout_dut, p_dut;
wire [35:0] m_dut;
wire carryout_dut, carryoutf_dut;
DSP48A1 #(
    .AOREG(AOREG),
    .A1REG(A1REG),
    .BOREG(BOREG),
    .B1REG(B1REG),
    .CREG(CREG),
    .DREG(DREG),
    .MREG(MREG),
    .PREG(PREG),
    .CARRYINREG(CARRYINREG),
    .CARRYOUTREG(CARRYOUTREG),
    .OPMODEREG(OPMODEREG),
    .CARRYINSEL(CARRYINSEL),
    .B_INPUT(B_INPUT),
    .RSTTYPE(RSTTYPE)
) DUT (
    .a(a),
    .b(b),
    .c(c),
    .d(d),
    .pcin(pcin),
    .bcin(bcin),
    .opmode(opmode),
    .rsta(rsta),
    .rstb(rstb),
    .rstc(rstc),
    .rstd(rstd),
    .rstm(rstm),
```

```
.rstp(rstp),
    .rstcarryin(rstcarryin),
    .rstopmode(rstopmode),
    .cea(cea),
    .ceb(ceb),
    .cem(cem),
    .cep(cep),
    .ccec(ccec),
    .ced(ced),
    .cecarryin(cecarryin),
    .ceopmode(ceopmode),
    .clk(clk),
    .carryin(carryin),
    .bcout(bcout_dut),
    .pcout(pcout_dut),
    .p(p_dut),
    .m(m_dut),
    .carryout(carryout_dut),
    .carryoutf(carryoutf_dut)
);
reg [47:0] x, z, post_add_sub_exp, post_add, post_sub;
reg [35:0] m_exp;
reg [17:0] bcout_exp;
reg cout_exp;
reg [47:0] pout_temp;
initial begin
 clk = 0;
 forever #1 clk = ~clk;
initial begin
             = 1;
 cea
 ceb
             = 1;
 cem
             = 1;
            = 1;
 cep
             = 1;
 ccec
 ced
            = 1;
 cecarryin = 1;
 ceopmode = 1;
 rsta
            = 1;
 rstb
            = 1;
 rstc
            = 1;
 rstd
            = 1;
 rstm
            = 1;
           = 1;
 rstp
 rstcarryin = 1;
 rstopmode = 1;
 @(negedge clk);
            = 0;
 rsta
             = 0;
  rstb
 rstc
            = 0;
```


```
= 0;
    rstd
    rstm
               = 0;
    rstp
               = 0;
   rstcarryin = 0;
    rstopmode = 0;
    repeat (1000) begin
             = $random;
      а
     b
            = $random;
     С
             = $random;
              = $random;
     d
      carryin = $random; // opmode[5] should take its turn as CARRYINSEL = "OPMODE5"
     pcin
            = $random;
     opmode = $random;
      if (opmode[3:2] == 2) opmode[3:2] = 3;
      if (opmode[1:0] == 2) opmode[1:0] = 3;
     bcout exp = (opmode[6]) ? (d - b) : (d + b);
     bcout_exp = (opmode[4]) ? bcout_exp : b;
     m_exp = a * bcout_exp;
     case (opmode[1:0])
        2'b00: x = 48'b0;
        2'b01: x = m_exp;
        2'b10: x = p_dut;
        2'b11: x = \{d[11:0], a[17:0], b[17:0]\};
     endcase
     case (opmode[3:2])
       2'b00: z = 48'b0;
        2'b01: z = pcin;
        2'b10: z = p_dut;
        2'b11: z = c;
      endcase
      post_add = z + x + \{47'b0, opmode[5]\};
     post_sub = z - x - \{47'b0, opmode[5]\};
      {cout_exp,post_add_sub_exp} = (opmode[7])? z-x-{47'b0,opmode[5]} :
z+x+{47'b0,opmode[5]};
     repeat (4) @(negedge clk);
      if (bcout_dut != bcout_exp) begin
          $display("Error in bcout value");
          $stop;
     end
      if (m_dut != m_exp) begin
          $display("Error in the multiplier output");
          $stop;
      if (p_dut != post_add_sub_exp || pcout_dut != p_dut) begin
          $display("Error in the p output");
          $stop;
     end
      if (carryout_dut != cout_exp || carryout_dut != carryoutf_dut) begin
          $display("Error in the carryout output");
          $stop;
      end
      end
    $display("the DSP passed the opmodes 0,1,3");
```


```
= 1;
   rsta
               = 1;
   rstb
               = 1;
   rstc
               = 1;
   rstd
   rstm
               = 1;
   rstp
               = 1;
   rstcarryin = 1;
   rstopmode = 1;
   @(negedge clk);
   rsta
               = 0;
   rstb
               = 0;
               = 0;
   rstc
   rstd
               = 0;
               = 0;
   rstm
               = 0;
   rstp
   rstcarryin = 0;
   rstopmode = 0;
               = 50;
   opmode[1:0] = 0;
   opmode[3:2] = 3;
   opmode[5] = 0;
   opmode[7] = 0;
   repeat (2) @(negedge clk);
   if (p_dut != 50) begin
     $display("Error in opmode 3");
     $stop;
   end
   pout_temp = p_dut;
   opmode[1:0] = 2;
   opmode[3:2] = 2;
   repeat (2) @(negedge clk);
   $display("the DSP passed the tests");
   $stop;
 end
endmodule
```

3) <u>DO file:</u>


```
vlib work
vlog design.v testbench.v DFF.v mux2.v mux4.v
vsim -voptargs=+acc work.DSP48A1 tb
add wave -position insertpoint \
sim:/DSP48A1_tb/clk \
sim:/DSP48A1 tb/rsta\
sim:/DSP48A1 tb/a \
sim:/DSP48A1_tb/b \
sim:/DSP48A1 tb/c \
sim:/DSP48A1_tb/d \
sim:/DSP48A1 tb/opmode \
sim:/DSP48A1 tb/carryin \
sim:/DSP48A1 tb/bcin \
sim:/DSP48A1 tb/x \
sim:/DSP48A1_tb/z \
sim:/DSP48A1 tb/DUT/x mux \
sim:/DSP48A1 tb/DUT/z mux \
sim:/DSP48A1_tb/p_dut \
sim:/DSP48A1 tb/post add sub exp \
sim:/DSP48A1 tb/bcout dut \
sim:/DSP48A1_tb/bcout_exp \
sim:/DSP48A1 tb/carryout dut \
sim:/DSP48A1 tb/carryoutf dut \
sim:/DSP48A1_tb/cout_exp \
sim:/DSP48A1_tb/m_dut \
sim:/DSP48A1 tb/pcin \
sim:/DSP48A1_tb/pcout_dut \
sim:/DSP48A1 tb/DUT/m mux \
sim:/DSP48A1 tb/DUT/c mux
run -all
```

4) Questasim Snippets:





,



5) Constraint File:


```
name = JC10
```

Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]

```
set_property CFGBVS VCCO [current_design]


## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
```

6) Elaboration:







7) Synthesis:



8) Implementation:










9) Linting:



Note: these errors by the linting tools doesn't affect on the design but they are intentional.