SPI-UVM-Verification

Digital Verification SV8

Submitted by: Karim Walid Abdelaziz Eiad Hassan Anwar

Submitted to: Eng. Kareem Waseem

October 16, 2025

Contents

1	Project Github Link	3
2	Verification Plan	3
3	Bugs 3.1 RAM 3.2 SPI 3.3 Wrapper	4 4 6 13
4	Files Hierarchy	15
5	${f UVM_Structure}$	16
6	Covergroups	17
7	Assertions	18
8	Waveforms	20
9	Transcript	21

1 Project Github Link

http://github.com/Karim727/SPI-UVM-Verification/tree/main

2 Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Wrapper_1	~~ ~~	Directed at the start of the simulation, then Randomization under comstraints on the reset signal to be deactivated most of the time		concurent assertion to check reset functionality.
Wrapper_2	follwed by 00 then write address operation take place and rx_valid is high, address is being sent and stored in RAM address	to be once high every 13	sequences.	<u>concurent</u> assertion to check the full cycle operation.
Wrapper_3	take place and rx_valid is high, data is being sent and stored in RAM, SS_n is	Randomization for SS_n to be once high every 13 cycle and randomization under constraints on MOSI to be valid(001).	sequences.	concurent assertion to check the full cycle operation.
Wrapper_4	When SS_n is low then MOSI is high follwed by 10 then read address operation take place and rx_valid is high, address is being sent and stored in RAM address bus, SS_n is high to end communication.	to be once high every 13	sequences.	<u>concurent</u> assertion to check the full cycle operation.
Wrapper_5	take place, RAM read from mem then tx_valid is high also tx_data is serially	Randomization for SS_n to be once high every 23 cycle and randomization under constraints on MQSI to be valid(111).	sequences.	concurrent assertion to check the full cycle operation.

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RAM 1	DUT must properly reset outputs, internal registers, and memory when rst n=0.	reset constraint randomly drives rst n low 3% of the time during simulation. Dedicated reset sequence also drives all inputs low.	Implicit coverage via reset events; verified that no transactions occur while reset is active.	Compare DUT outputs and memory to golden model — both must return to known reset state.
RAM_2	When in write-only mode, all operations must follow the correct sequence: write address — write data.	wr_only constraint ensures once a write starts (din_saved==2'b00), subsequent operations are either 00 or 01.	din_cp bins wrdata_after_wraddress capture address-to-data transitions.	Golden model checks that memory at the written address holds the same data as DUT,
RAM_3	In read-only mode, all operations must follow the sequence: read address → read data.	when a read starts (din_saved==2'b10),	din_cp bins rddata_after_rdaddress verify that each read address is followed by a read data transaction.	Compare DUT dout and tx_valid with golden model output to confirm correct read operation.
RAM_4	DUT must handle randomized interleaving of read and write operations while maintaining data integrity.	wr_rd_random constraint controls the probabilistic switching between read and write transactions based on previous operation.	din_cp bin wradd_wrdata_rdadd_rddata confirms coverage of complete mixed operation cycles.	Golden model and DUT memory contents compared at each cycle for data consistency.
RAM_5	x_valid must only assert during read-data transactions.	Random sequences with rx_valid constraint (1 70% of time) and randomized din[9:8] fields.	Cross din_cross_tx ensures bins hit where din=11 and tx_valid=1.	Scoreboard checks that tx_valid assertion matches expected timing and data from golden model.
RAM_6	DUT must sample inputs only when no valid=1.	rx_valid_c constraint drives rx_valid active 70% of the time.	Cross din_cross_rx bins din_values_rx_high verify transactions occur under rx_valid=1.	DUT and golden model outputs compared only during valid input cycles to confirm handshake correctness.
RAM_7	Dedicated sequence verifies stability and correctness under continuous read mode.	Sequence sends 1000 randomized read address/data transactions with constraints active.	Read address/data coverage bins filled fully.	DUT read outputs matched to golden model via scoreboard.
RAM_8	Dedicated sequence verifies sequential address/data write correctness.	Sequence sends write-only pattern with alternating address/data operations.	Write coverage bins (wrdata_after_wraddress) tracked.	DUT memory compared to golden model after sequence completion.
RAM_9	Combined random transactions ensure complete system stress test.	wr_rd_random constraint randomizes switching between read and write operations.	Cross coverage confirms all transitions between write → read → write occur.	DUT and golden model monitored continuously for functional mismatch.
RAM_10	Explicit reset sequence validates system recovery after reset.	Sequence forces reset mid- simulation, clears inputs, and resumes transactions.	Coverage recorded for resets followed by new transactions.	Verify DUT resumes correct operation post-reset matching golden model behavior.

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
SPI_1	The DUT must correctly reset all outputs and internal states when rst n = 0.	Constraint reset drives rst_n low 2% of the time to test random resets during operation.	Coverpoints in SS_n_cp observe behavior before and after reset; ensure transactions start cleanly after reset.	Check that outputs (tx_valid, tx_data) reset to 0 and no transaction occurs when rst_n=0.
SPI_2	Only valid operation codes {000,001,110,111} must be driven when SS_n=0.	In post_randomize, MQSI_bits[10:8] randomized from {000,001,110,111} when SS_n==0.	MOSI_cp coverpoint ensures all 4 valid opcodes are exercised.	Compare generated MOSL bits with golden model accepted opcodes. Flag invalid if mismatch.
SPI_3	Normal transactions last exactly 13 cycles (SS_n low for 13 clocks).	post_randomize sets cycles_before_SS_high = 13 for normal transactions.	SS_n_cp_full_transaction_norm al bin covers normal-length SS_n pulses.	Verify DUT produces correct tx_valid=1 after 13-cycle transactions via scoreboard vs golden model.
SPI_4	Extended transactions last 23 cycles (SS n low for 23 clocks).	post_randomize sets cycles_before_SS_high = 23 for extended transactions when MOSI_bits[10:8]==3'b111.	SS_n_cp_extended_transaction bin ensures 23-cycle behavior is covered.	Check DUT still produces valid data for extended transactions.
SPI 5	Write address and data sequences must be correctly interpreted by DUT.	Sequence randomizes MQSI_bits to generate write_addr (0=>0=>0) and write_data (0=>0=>1) patterns.	MQSI_cp and cross SS_n_MQSI_write_* bins verify write address/data coverage.	Compare DUT's stored data with golden model's expected memory contents.
SPI_6	DUT must correctly read back stored data for read transactions.	Sequence randomizes MOSI_bits for read_addr (1=>1=>0) and read_data (1=>1=>1) patterns.	MOSI_cp and cross SS_n_MOSI_read_* bins ensure read paths are exercised.	DUT output (rx_data, tx_valid) checked against golden model expected output.
SPI_7	Verification sequence must generate randomized valid transactions for coverage.	repeat(1000) randomized sequence items ensure statistical distribution of all cases.	Functional coverage bins confirm all opcode and SS_n combinations hit.	Monitor and scoreboard ensure DUT and golden model outputs match for every transaction.
SPI_8	Verify DUT recovers correctly after explicit reset-only sequence.	Dedicated reset sequence drives rst_n=0, all inputs=0.		DUT and golden model outputs compared to confirm full reset recovery.

3 Bugs

3.1 RAM

Buggy Design:

```
module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
3
  input
               [9:0] din;
4
  input
                     clk, rst_n, rx_valid;
5
  output reg [7:0] dout;
  output reg
                     tx_valid;
  reg [7:0] MEM [255:0];
10
  reg [7:0] Rd_Addr, Wr_Addr;
12
13
  always @(posedge clk) begin
14
       if (~rst_n) begin
15
           dout <= 0;
16
           tx_valid <= 0;</pre>
17
           Rd_Addr <= 0;
18
           Wr_Addr \ll 0;
19
       end
20
       else
21
           if (rx_valid) begin
22
               case (din[9:8])
```

```
2'b00 : Wr_Addr <= din[7:0];
24
                     2'b01 : MEM[Wr_Addr] <= din[7:0];
25
                     2'b10 : Rd_Addr <= din[7:0];
26
                     2'b11 : dout <= MEM[Wr_Addr];</pre>
27
                     default : dout <= 0;</pre>
2.8
                 endcase
29
            end
30
            tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;</pre>
31
  end
32
33
  endmodule
```

Fixed Design:

```
module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
               [9:0] din;
  input
  input
                      clk, rst_n, rx_valid;
3
4
  output reg [7:0] dout;
  output reg
                     tx_valid;
  reg [7:0] MEM [255:0];
  reg [7:0] Rd_Addr, Wr_Addr;
  always @(posedge clk) begin
12
       if (~rst_n) begin
13
           dout <= 0;
14
           //tx_valid \ll 0; //\ll BUG
           Rd_Addr <= 0;
16
           Wr_Addr <= 0;
17
       end
18
       else
19
           if (rx_valid) begin
20
                case (din[9:8])
21
                    2'b00 : Wr_Addr <= din[7:0]; // wr address
22
                    2'b01 : MEM[Wr_Addr] <= din[7:0]; // wr data
23
                    2'b10 : Rd_Addr <= din[7:0]; // rd address
24
                    2'b11 : dout <= MEM[Rd_Addr]; // rd data</pre>
                     default : dout <= 0;</pre>
26
                endcase
27
           end
28
       tx_valid <= (din[9] && din[8] && rx_valid && rst_n)? 1'b1 : 1'b0;
29
  \quad \text{end} \quad
30
31
  endmodule
```

3.2 SPI

Buggy Design:

```
module SLAVE (MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data,
          tx_valid);
  localparam IDLE
                          = 3,0000;
3
4 localparam WRITE
                          = 3'b001;
5 localparam CHK_CMD
                          = 3'b010;
6 localparam READ_ADD = 3'b011;
  localparam READ_DATA = 3'b100;
  input
                      MOSI, clk, rst_n, SS_n, tx_valid;
  input
               [7:0] tx_data;
10
  output reg [9:0] rx_data;
11
  output reg
                     rx_valid, MISO;
12
13
  reg [3:0] counter;
14
             received_address;
  reg [2:0] cs, ns;
17
18
  always @(posedge clk) begin
19
       if (~rst_n) begin
20
           cs <= IDLE;</pre>
21
       end
22
       else begin
           cs <= ns;
24
       end
25
  end
26
27
  always @(*) begin
28
       case (cs)
29
           IDLE : begin
                if (SS_n)
31
                    ns = IDLE;
32
                else
33
                    ns = CHK_CMD;
34
           end
35
           CHK_CMD : begin
36
                if (SS_n)
37
                    ns = IDLE;
38
                else begin
39
                    if (~MOSI)
40
                         ns = WRITE;
41
                    else begin
42
                         if (received_address)
43
```

```
ns = READ\_ADD;
44
                           else
45
                                ns = READ_DATA;
46
                      end
47
                 end
48
            end
49
            WRITE : begin
50
                 if (SS_n)
51
                      ns = IDLE;
52
                 else
53
                      ns = WRITE;
54
            end
            READ_ADD : begin
56
                 if (SS_n)
                      ns = IDLE;
                 else
59
                      ns = READ\_ADD;
60
            end
61
            READ_DATA : begin
62
                 if (SS_n)
                      ns = IDLE;
64
                 else
65
                      ns = READ_DATA;
            end
67
       endcase
68
   end
69
70
   always @(posedge clk) begin
71
       if (~rst_n) begin
72
            rx_data <= 0;
            rx_valid <= 0;
            received_address <= 0;</pre>
75
            MISO <= 0;
76
       end
77
       else begin
78
            case (cs)
79
                 IDLE : begin
                      rx_valid <= 0;
81
                 end
82
                 CHK_CMD : begin
83
                      counter <= 10;</pre>
84
                 end
85
                 WRITE : begin
86
                      if (counter > 0) begin
                           rx_data[counter-1] <= MOSI;</pre>
                           counter <= counter - 1;</pre>
89
                      end
90
```

```
else begin
                            rx_valid <= 1;
92
                       end
93
                  end
94
                  READ_ADD : begin
95
                       if (counter > 0) begin
96
                            rx_data[counter-1] <= MOSI;
97
                            counter <= counter - 1;</pre>
                       end
99
                       else begin
100
                            rx_valid <= 1;
                            received_address <= 1;</pre>
                       end
                  end
104
                  READ_DATA : begin
                       if (tx_valid) begin
106
                            rx_valid <= 0;
107
                            if (counter > 0) begin
108
                                 MISO <= tx_data[counter-1];
109
                                 counter <= counter - 1;</pre>
                            end
111
                            else begin
                                 received_address <= 0;</pre>
113
                            end
114
                       end
                       else begin
116
                            if (counter > 0) begin
                                 rx_data[counter-1] <= MOSI;
118
                                 counter <= counter - 1;</pre>
119
                            end
120
                            else begin
121
                                 rx_valid <= 1;
122
                                 counter <= 8;
123
                            end
124
                       end
125
                  end
126
             endcase
127
        end
   end
129
130
   endmodule
```

Fixed Design:

```
import SPI_shared_pkg::*;
module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,
tx_valid);
```

```
4 /*localparam IDLE
                          = 3 'b000;
5 localparam CHK_CMD
                          = 3 'b001;
6 localparam WRITE
                          = 3,0010;
  localparam READ_ADD
                          = 3 'b011;
  localparam READ_DATA = 3'b100;*/
  input
                      MOSI, clk, rst_n, SS_n, tx_valid;
10
  input
               [7:0] tx_data;
11
  output reg [9:0] rx_data;
12
                      rx_valid, MISO;
  output reg
13
14
  reg [3:0] counter;
15
  reg
              received_address;
  reg [9:0] MOSI_reg;
  reg [2:0] ns; //cs,
  always @(posedge clk) begin
20
       if (~rst_n) begin
21
            cs <= IDLE;
22
       end
       else begin
24
            cs <= ns;
25
       \quad \texttt{end} \quad
  end
27
28
  always @(*) begin
29
       case (cs)
30
            IDLE : begin
31
                if (SS_n)
32
                     ns = IDLE;
                else
                     ns = CHK_CMD;
35
            end
36
            CHK_CMD : begin
37
                if (SS_n)
38
                     ns = IDLE;
39
                else begin
40
                     if (~MOSI)
41
                         ns = WRITE;
42
                     else if(MOSI) begin //// else only is wrong if mosi
43
                         if (~received_address) // <- BUG</pre>
44
                              ns = READ\_ADD;
45
                         else
46
                              ns = READ_DATA;
47
                     end
                end
49
```

```
end
            WRITE : begin
51
                 if (SS_n)
52
                     ns = IDLE;
                 else
54
                     ns = WRITE;
            end
            READ_ADD : begin
57
                 if (SS_n)
58
                     ns = IDLE;
59
                 else
60
                     ns = READ\_ADD;
61
            end
            READ_DATA : begin
63
                 if (SS_n)
64
                     ns = IDLE;
65
                 else
66
                     ns = READ_DATA;
67
            end
68
       endcase
69
  end
70
71
  always @(posedge clk) begin
72
       if (~rst_n) begin
73
            rx_data <= 0;
74
            rx_valid <= 0;
75
            received_address <= 0;</pre>
76
            MOSI_reg <= 0;
                              // MOSI_reg is not used
                               // It's used to drive rx_data directly
78
                               // without modifing rx_data bit by bit
                                   directly
                               // using MOSI to prevent errors in the ram
80
                                   output
            MISO <= 0;
81
       end
82
       else begin
83
            case (cs)
                 IDLE : begin
                     rx_valid <= 0;
86
                 end
87
                 CHK_CMD : begin
88
                     counter <= 10;</pre>
89
                 end
90
                 WRITE : begin
91
                     if (counter > 0) begin
                          MOSI_reg[counter-1] <= MOSI;</pre>
                          counter <= counter - 1;</pre>
94
```

```
end
                      else begin
96
                           rx_data <= MOSI_reg;</pre>
97
                           rx_valid <= 1;
98
                      end
99
                  end
100
                  READ_ADD : begin
                      if (counter > 0) begin
102
                           MOSI_reg[counter-1] <= MOSI;</pre>
103
                           counter <= counter - 1;</pre>
104
                      end
                      else begin
106
                           rx_data <= MOSI_reg;
                           rx_valid <= 1;
108
                           received_address <= 1;</pre>
109
                       end
                  end
111
                  READ_DATA : begin
112
                      if (tx_valid) begin
113
                           rx_valid <= 0;
114
                           if (counter > 0) begin
115
                                MISO <= tx_data[counter-1];
116
                                counter <= counter - 1;</pre>
117
                           end
118
                           else begin
119
                                received_address <= 0;
120
                           end
                      end
                      else begin
123
                           if (counter > 0) begin
124
                                MOSI_reg[counter-1] <= MOSI;</pre>
                                counter <= counter - 1;</pre>
126
                           end
127
                           else begin
128
                                rx_data <= MOSI_reg;</pre>
                                rx_valid <= 1;
130
                                counter <= 8;</pre>
131
                           end
132
                       end
133
                  end
134
             endcase
        end
136
   end
138
139
   //ASSERTIONS//
```

```
'ifdef SIM
144
145
  property reset_check;
146
       @(posedge clk) disable iff (rst_n)
                                           (~rst_n) |-> ##1
147
           (~MISO && ~rx_valid && rx_data == 10'd0);
   endproperty
149
   /*always_comb begin
       if("rst_n)
       a_reset: assert final(~MISO && ~rx_valid && rx_data == 10'd0);
   end*/
  property valid_command;
154
       @(posedge clk) disable iff (~rst_n) (cs == CHK_CMD ##1 ~MISO
          [*3]) |-> ##10
           (rx_valid && $rose(SS_n) [->1]);//eventually
   endproperty
157
   property valid_transition_1;
158
       @(posedge clk) disable iff (~rst_n) (cs == IDLE && ~SS_n) |->
          ##1
           (cs == CHK_CMD);
   endproperty
161
  property valid_transition_2;
       @(posedge clk) disable iff (~rst_n)
                                            (cs == CHK_CMD \&\& ~SS_n) \mid ->
163
           ##1
           (cs == WRITE || cs == READ_ADD || cs == READ_DATA);
   endproperty
165
   //
166
   property valid_transition_3;
167
       @(posedge clk) disable iff (~rst_n) (cs == WRITE && ~SS_n) |->
          ##[1:22]
           (cs == IDLE);
  endproperty
170
   property valid_transition_4;
       @(posedge clk) disable iff (~rst_n) (cs == READ_ADD && ~SS_n)
172
          |-> ##[1:22]
           (cs == IDLE);
   endproperty
174
  property valid_transition_5;
       @(posedge clk) disable iff (~rst_n) (cs == READ_DATA && ~SS_n)
176
          |-> ##[1:22]
           (cs == IDLE);
177
  endproperty
178
  //
179
  a_reset:assert property (reset_check);
  ap_1:assert property (valid_command);
cp_1:cover property (valid_command);
```

```
ap_2:assert property (valid_transition_1);
  cp_2:cover property (valid_transition_1);
  ap_3:assert property (valid_transition_2);
185
  cp_3:cover property (valid_transition_2);
186
  ap_4:assert property (valid_transition_3);
187
  cp_4:cover property (valid_transition_3);
  ap_5:assert property (valid_transition_4);
189
  cp_5:cover property (valid_transition_4);
  ap_6:assert property (valid_transition_5);
191
  cp_6:cover property (valid_transition_5);
192
   'endif
193
194
  endmodule
195
```

3.3 Wrapper

Buggy Design

```
module WRAPPER (MOSI, MISO, SS_n, clk, rst_n);
3
  input MOSI, SS_n, clk, rst_n;
  output MISO;
  wire [9:0] rx_data_din;
  wire
              rx_valid;
  wire
              tx_valid;
9
  wire [7:0] tx_data_dout;
11
                         (rx_data_din,clk,rst_n,rx_valid,tx_data_dout,
        RAM_instance
  RAM
12
     tx_valid);
  SLAVE SLAVE_instance (MOSI, MISO, SS_n, clk, rst_n, rx_data_din, rx_valid,
     tx_data_dout,tx_valid);
14
  endmodule
15
```

Fixed Design

```
module WRAPPER (MOSI, MISO, SS_n, clk, rst_n);
input MOSI, SS_n, clk, rst_n;
output MISO;

wire [9:0] rx_data_din;
wire rx_valid;
wire tx_valid;
wire [7:0] tx_data_dout;
SLAVE SLAVE_instance (
```

```
.clk
                    (clk),
11
                    (rst_n),
       .rst_n
12
       .SS_n
                    (SS_n),
13
       .MOSI
                    (MOSI),
14
       .MISO
                    (MISO),
15
                    (tx_data_dout),
       .tx_data
16
       .tx_valid
                    (tx_valid),
17
       .rx_data
                    (rx_data_din),
18
       .rx_valid
                    (rx_valid)
19
  );
20
21
  RAM RAM_instance (
22
       .din
                     (rx_data_din),
23
       .clk
                     (clk),
24
       .rst_n
                     (rst_n),
25
       .rx_valid
                     (rx_valid),
26
       .dout
                     (tx_data_dout),
27
       .tx_valid
                     (tx_valid)
28
  );
29
30
  endmodule
```


4 Files Hierarchy

```
./Documentation/deleteme.html
/RAM/certe_dump.xml
./RAM/mem.dat
./RAM/RAM_agent.sv
./RAM/RAM_config_obj.sv
./RAM/RAM_coverage.sv
./RAM/RAM_driver.sv
./RAM/RAM_env.sv
./RAM/RAM_golden.v
./RAM/RAM_if.sv
./RAM/RAM_mon.sv
./RAM/RAM_read_only_seq.sv
./RAM/RAM_reset_seq.sv
./RAM/RAM_score.sv
./RAM/RAM_seq_item.sv
/RAM/RAM_sequencer.sv
./RAM/RAM_shared_pkg.sv
./RAM/RAM_sva.sv
./RAM/RAM_test.sv
./RAM/RAM.v
/RAM/RAM_write_only_seq.sv
/RAM/RAM_write_read_seq.sv
./RAM/run.do
./RAM/top.sv
./RAM/top.ucdb
/RAM/vsim_stacktrace.vstf
```

```
./SPI/certe_dump.xml
./SPI/run.do
./SPI/SPI_agent.sv
./SPI/SPI_config_obj.sv
./SPI/SPI_coverage.sv
./SPI/SPI_driver.sv
./SPI/SPI_env.sv
./SPI/SPI_if.sv
./SPI/SPI_main_seq.sv
./SPI/SPI_mon.sv
./SPI/SPI_reset_seq.sv
./SPI/SPI_score.sv
./SPI/SPI_seq_item.sv
./SPI/SPI_sequencer.sv
./SPI/SPI_shared_pkg.sv
./SPI/SPI_slave.sv
./SPI/SPI_test.sv
./SPI/SPI.v
./SPI/src_files.list
./SPI/top.sv
 /SPI/vsim.wlf
```

```
./SPI Wrapper/certe_dump.xml
  ./SPI Wrapper/run.do
  ./SPI Wrapper/SPI_wrapper.v
 - ./SPI Wrapper/src_files.list
  ./SPI Wrapper/top.sv
  ./SPI Wrapper/top.ucdb
  ./SPI Wrapper/vsim_stacktrace.vstf
   ./SPI Wrapper/vsim.wlf
  ./SPI Wrapper/WRAPPER_agent.sv
  ./SPI Wrapper/WRAPPER_config_obj.sv
  ./SPI Wrapper/WRAPPER_coverage.sv
  ./SPI Wrapper/WRAPPER_driver.sv
 - ./SPI Wrapper/WRAPPER_env.sv
  ./SPI Wrapper/WRAPPER_if.sv
  ./SPI Wrapper/WRAPPER_mon.sv
  ./SPI Wrapper/WRAPPER_read_only_seq.sv
  ./SPI Wrapper/WRAPPER_reset_seq.sv
 - ./SPI Wrapper/WRAPPER_score.sv
  ./SPI Wrapper/WRAPPER_seq_item.sv
  ./SPI Wrapper/WRAPPER_sequencer.sv
  ./SPI Wrapper/WRAPPER_shared_pkg.sv
  ./SPI Wrapper/WRAPPER_sva.sv
  ./SPI Wrapper/WRAPPER_test.sv
  ./SPI Wrapper/WRAPPER_write_only_seq.sv
  ./SPI Wrapper/WRAPPER_write_read_seq.sv
/transcript
```

5 UVM Structure



Testbench Workflow

- 1. **Top Module**: Sets three configuration objects for WRAPPER, RAM, and SPI interfaces
- 2. **UVM Test**: Receives configuration objects and specifies active/passive mode for each component
- 3. **Environment**: Configuration objects are set in the environment via UVM configuration database
- 4. **Agents**: Receive configuration objects and propagate them to monitors, drivers, and sequencers
- 5. Active Agent: Drives randomized sequence items through the sequencer-driver pipeline
- 6. **Passive Components**: Monitors collect coverage and send transactions to scoreboard for checking

Component Hierarchy

• WRAPPER_test (UVM Test)

- WRAPPER_env (Environment)
 - * WRAPPER_agent (Active Agent)
 - * WRAPPER_scoreboard (Scoreboard)
 - * WRAPPER_coverage (Coverage Collector)
- RAM_env (Environment Passive)
- SPI_env (Environment Passive)

Configuration Management


- WRAPPER_config_obj: Active configuration
- RAM config obj: Passive configuration
- SPI config obj: Passive configuration
- Virtual interfaces passed via UVM configuration database


Sequence Execution Flow

- 1. Reset Sequence
- 2. Write-Only Sequence
- 3. Read-Only Sequence
- 4. Write-Read Random Sequence

6 Covergroups

Note: the excluded coverpoint only works in when running RAM env, since the sequence of write read doesn't happen each cycle but are separated by 13 cycles.





7 Assertions







Table 1: SystemVerilog Assertions


Feature Feature	Assertion
Reset: MISO low	$@(posedge\ clk)\ (!rst_n \mid => MISO)$
Reset: rx_valid low	@(posedge clk) (!rst_n => rx_valid)
Reset: tx_valid low	$@(posedge\ clk)\ (!rst_n \mid =>\ tx_valid)$
Reset: rx_data zero	$@(posedge\ clk)\ (!rst_n \mid => rx_data ==$
	0)
Command sequence: rx_valid after 10 cycles	$@(posedge\ clk)\ (cs\ ==\ CHK_CMD\)$
	$1 MISO[*3]) \mid -> 10 (rx_valid \&\& \mid$
	\$rose(SS_n))
IDLE to CHK_CMD	$@(posedge\ clk)\ (cs == IDLE\ \&\&\ SS_n)$
	$ => (cs == CHK_CMD)$
CHK_CMD to WRITE/READ	$@(posedge\ clk)\ (cs\ ==\ CHK_CMD\ \&\&$
	$ SS_n => (cs == WRITE cs ==$
	$READ_ADD \mid\mid cs == READ_DATA)$
WRITE to IDLE	$@(posedge\ clk)\ (cs\ ==\ WRITE\ \&\&$
	SS_n -> [1:22] (cs == IDLE)
READ_ADD to IDLE	@(posedge clk) (cs == READ_ADD &&
	SS_n -> [1:22] (cs == IDLE)
READ_DATA to IDLE	$ (posedge clk) (cs == READ_DATA) $
	&& SS_n -> [1:22] (cs == IDLE)
tx_valid deasserted during input	@(posedge clk) (din[9:8] != 2'b11) =>
	$(tx_valid == 0)$
tx_valid pulse after read data	@(posedge clk) (din[9:8] == 2'b11) =>
	(\$rose(tx_valid) 1 \$fell(tx_valid))
Write Address followed by Write Data	@(posedge clk) (din[9:8] == 2'b00) =>
	[1:5] (din[9:8] == 2'b01)
Read Address followed by Read Data	@(posedge clk) (din[9:8] == 2'b10) =>
	[1:5] (din[9:8] == 2'b11)


8 Waveforms











9 Transcript

```
| UVM_INFO WRAPPER_test.sv(94) @ 30010: uvm_test_top [run_phase] write_read_random_seq Stimulus Generation Ended
| UVM_INFO verilog_src/uvm-1.id/src/base/uvm_objection.svh(1267) @ 30010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
| UVM_INFO WRAPPER_score.sv(53) @ 30010: uvm_test_top.env.sb [report_phase] Total successful transactions: 0
| UVM_INFO WRAPPER_score.sv(54) @ 30010: uvm_test_top.env.sb [report_phase] Total failed transactions: 3001
| UVM_INFO ../RAM/RAM_score.sv(71) @ 30010: uvm_test_top.env_ram.sb [report_phase] Total successful transactions: 0
| UVM_INFO ../RAM/RAM_score.sv(72) @ 30010: uvm_test_top.env_ram.sb [report_phase] Total failed transactions: 0
| UVM_INFO ../SPI/SPI_score.sv(45) @ 30010: uvm_test_top.env_spi.sb [report_phase] Total failed transactions: 3001
| UVM_INFO ../SPI/SPI_score.sv(46) @ 30010: uvm_test_top.env_spi.sb [report_phase] Total failed transactions: 0
| UVM_INFO ../SPI/SPI_score.sv(46) @ 30010: uvm_test_top.env_spi.sb [report_phase] Total failed transactions: 0
| UVM_ERROR : 0
| UVM_E
```