

# SPI-UVM-Verification

## Digital Verification SV8

Submitted by:

Karim Walid Abdelaziz

Eiad Hassan Anwar

Submitted to:

Eng. Kareem Waseem

October 16, 2025

# Contents

<b>1</b>	<b>Project Github Link</b>	<b>3</b>
<b>2</b>	<b>Verification Plan</b>	<b>3</b>
<b>3</b>	<b>Bugs</b>	<b>4</b>
3.1	RAM . . . . .	4
3.2	SPI . . . . .	6
3.3	Wrapper . . . . .	13
<b>4</b>	<b>Files Hierarchy</b>	<b>15</b>
<b>5</b>	<b>UVM_Structure</b>	<b>16</b>
<b>6</b>	<b>Covergroups</b>	<b>17</b>
<b>7</b>	<b>Assertions</b>	<b>18</b>
<b>8</b>	<b>Waveforms</b>	<b>20</b>
<b>9</b>	<b>Transcript</b>	<b>21</b>

# 1 Project Github Link

<http://github.com/Karim727/SPI-UVM-Verification/tree/main>

## 2 Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Wrapper_1	When the reset is low Miso, <u>rx_valid</u> , <u>rx_data.dout</u> and <u>tx_valid</u> are low	Directed at the start of the simulation, then Randomization under constraints on the reset signal to be deactivated most of the time	-	<u>concurrent</u> assertion to check reset functionality.
Wrapper_2	When SS_n is low then <u>MOSI</u> is low followed by 00 then write address operation take place and <u>rx_valid</u> is high, address is being sent and stored in RAM address bus, SS_n is high to end communication.	Randomization for SS_n to be once high every 13 cycle and randomization under constraints on <u>MOSI</u> to be valid(000).	covers SS_n and <u>MOSI</u> sequences.	<u>concurrent</u> assertion to check the full cycle operation.
Wrapper_3	When SS_n is low then <u>MOSI</u> is low followed by 01 then write data operation take place and <u>rx_valid</u> is high, data is being sent and stored in RAM, SS_n is high to end communication.	Randomization for SS_n to be once high every 13 cycle and randomization under constraints on <u>MOSI</u> to be valid(001).	covers SS_n and <u>MOSI</u> sequences.	<u>concurrent</u> assertion to check the full cycle operation.
Wrapper_4	When SS_n is low then <u>MOSI</u> is high followed by 10 then read address operation take place and <u>rx_valid</u> is high, address is being sent and stored in RAM address bus, SS_n is high to end communication.	Randomization for SS_n to be once high every 13 cycle and randomization under constraints on <u>MOSI</u> to be valid(110).	covers SS_n and <u>MOSI</u> sequences.	<u>concurrent</u> assertion to check the full cycle operation.
Wrapper_5	When SS_n is low then <u>MOSI</u> is high followed by 11 then read data operation take place, RAM read from mem then <u>tx_valid</u> is high also <u>tx_data</u> is serially being out on MISO port, SS_n is high to end communication.	Randomization for SS_n to be once high every 23 cycle and randomization under constraints on <u>MOSI</u> to be valid(111).	covers SS_n and <u>MOSI</u> sequences.	<u>concurrent</u> assertion to check the full cycle operation.

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RAM_1	<u>DUT</u> must properly reset outputs, internal registers, and memory when <u>rst_n</u> =0.	reset constraint randomly drives <u>rst_n</u> low 3% of the time during simulation. Dedicated reset sequence also drives all inputs low.	Implicit coverage via reset events; verified that no transactions occur while reset is active.	Compare <u>DUT</u> outputs and memory to golden model — both must return to known reset state.
RAM_2	When in write-only mode, all operations must follow the correct sequence: write address → write data.	<u>wr_only</u> constraint ensures once a write starts ( <u>din_saved</u> ==2'b00), subsequent operations are either 00 or 01.	<u>din_cp</u> bins <u>wrdata_after_waddress</u> capture address-to-data transitions.	Golden model checks that memory at the written address holds the same data as <u>DUT</u> .
RAM_3	In read-only mode, all operations must follow the sequence: read address → read data.	<u>rd_only</u> constraint ensures when a read starts ( <u>din_saved</u> ==2'b10), subsequent operations are either 10 or 11.	<u>din_cp</u> bins <u>rddata_after_rdaddress</u> verify that each read address is followed by a read data transaction.	Compare <u>DUT</u> <u>dout</u> and <u>tx_valid</u> with golden model output to confirm correct read operation.
RAM_4	<u>DUT</u> must handle randomized interleaving of read and write operations while maintaining data integrity.	<u>wr_rd_random</u> constraint controls the probabilistic switching between read and write transactions based on previous operation.	<u>din_cp</u> bin <u>wradd_wrdata_rdadd_rddata</u> confirms coverage of complete mixed operation cycles.	Golden model and <u>DUT</u> memory contents compared at each cycle for data consistency.
RAM_5	<u>tx_valid</u> must only assert during read-data transactions.	Random sequences with <u>rx_valid</u> constraint (1 70% of time) and randomized <u>din</u> [9:8] fields.	Cross <u>din_cross_tx</u> ensures bins hit where <u>din</u> =11 and <u>tx_valid</u> =1.	Scoreboard checks that <u>tx_valid</u> assertion matches expected timing and data from golden model.
RAM_6	<u>DUT</u> must sample inputs only when <u>rx_valid</u> =1.	<u>rx_valid_c</u> constraint drives <u>rx_valid</u> active 70% of the time.	Cross <u>din_cross_rx</u> bins <u>din_values_rx_high</u> verify transactions occur under <u>rx_valid</u> =1.	<u>DUT</u> and golden model outputs compared only during valid input cycles to confirm handshake correctness.
RAM_7	Dedicated sequence verifies stability and correctness under continuous read mode.	Sequence sends 1000 randomized read address/data transactions with constraints active.	Read address/data coverage bins filled fully.	<u>DUT</u> read outputs matched to golden model via scoreboard.
RAM_8	Dedicated sequence verifies sequential address/data write correctness.	Sequence sends write-only pattern with alternating address/data operations.	Write coverage bins <u>wrdata_after_waddress</u> tracked.	<u>DUT</u> memory compared to golden model after sequence completion.
RAM_9	Combined random transactions ensure complete system stress test.	<u>wr_rd_random</u> constraint randomizes switching between read and write operations.	Cross coverage confirms all transitions between write → read → write occur.	<u>DUT</u> and golden model monitored continuously for functional mismatch.
RAM_10	Explicit reset sequence validates system recovery after reset.	Sequence forces reset mid-simulation, clears inputs, and resumes transactions.	Coverage recorded for resets followed by new transactions.	Verify <u>DUT</u> resumes correct operation post-reset matching golden model behavior.

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
SPI_1	The DUT must correctly reset all outputs and internal states when <code>rst_n = 0</code> .	Constraint reset drives <code>rst_n</code> low 2% of the time to test random resets during operation.	Coverpoints in <code>SS_n_cp</code> observe behavior before and after reset; ensure transactions start cleanly after reset.	Check that outputs ( <code>tx_valid</code> , <code>tx_data</code> ) reset to 0 and no transaction occurs when <code>rst_n=0</code> .
SPI_2	Only valid operation codes {000,001,110,111} must be driven when <code>SS_n=0</code> .	In <code>post_randomize</code> , <code>MOSI_bits[10:8]</code> randomized from {000,001,110,111} when <code>SS_n=0</code> .	<code>MOSI_cp</code> coverpoint ensures all 4 valid opcodes are exercised.	Compare generated <code>MOSI_bits</code> with golden model accepted opcodes. Flag invalid if mismatch.
SPI_3	Normal transactions last exactly 13 cycles ( <code>SS_n</code> low for 13 clocks).	<code>post_randomize</code> sets <code>cycles_before_SS_high = 13</code> for normal transactions.	<code>SS_n_cp.full_transaction_normal</code> bin covers normal-length <code>SS_n</code> pulses.	Verify DUT produces correct <code>tx_valid=1</code> after 13-cycle transactions via scoreboard vs golden model.
SPI_4	Extended transactions last 23 cycles ( <code>SS_n</code> low for 23 clocks).	<code>post_randomize</code> sets <code>cycles_before_SS_high = 23</code> for extended transactions when <code>MOSI_bits[10:8]==3'b111</code> .	<code>SS_n_cp.extended_transaction</code> bin ensures 23-cycle behavior is covered.	Check DUT still produces valid data for extended transactions.
SPI_5	Write address and data sequences must be correctly interpreted by DUT.	Sequence randomizes <code>MOSI_bits</code> to generate <code>write_addr</code> (0=>0=>0) and <code>write_data</code> (0=>0=>1) patterns.	<code>MOSI_cp</code> and cross <code>SS_n_MOSI_write_*</code> bins verify write address/data coverage.	Compare DUT's stored data with golden model's expected memory contents.
SPI_6	DUT must correctly read back stored data for read transactions.	Sequence randomizes <code>MOSI_bits</code> for <code>read_addr</code> (1=>1=>0) and <code>read_data</code> (1=>1=>1) patterns.	<code>MOSI_cp</code> and cross <code>SS_n_MOSI_read_*</code> bins ensure read paths are exercised.	DUT output ( <code>rx_data</code> , <code>tx_valid</code> ) checked against golden model expected output.
SPI_7	Verification sequence must generate randomized valid transactions for coverage.	<code>repeat(1000)</code> randomized sequence items ensure statistical distribution of all cases.	Functional coverage bins confirm all opcode and <code>SS_n</code> combinations hit.	Monitor and scoreboard ensure DUT and golden model outputs match for every transaction.
SPI_8	Verify DUT recovers correctly after explicit reset-only sequence.	Dedicated reset sequence drives <code>rst_n=0</code> , all inputs=0.	Coverage ensures reset transactions are logged at least once.	DUT and golden model outputs compared to confirm full reset recovery.

## 3 Bugs

### 3.1 RAM

Buggy Design:

```

1
2 module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
3
4 input      [9:0]  din;
5 input      clk, rst_n, rx_valid;
6
7 output reg [7:0]  dout;
8 output reg      tx_valid;
9
10 reg [7:0] MEM [255:0];
11
12 reg [7:0] Rd_Addr, Wr_Addr;
13
14 always @(posedge clk) begin
15     if (~rst_n) begin
16         dout <= 0;
17         tx_valid <= 0;
18         Rd_Addr <= 0;
19         Wr_Addr <= 0;
20     end
21     else
22         if (rx_valid) begin
23             case (din[9:8])

```

```

24         2'b00 : Wr_Addr <= din[7:0];
25         2'b01 : MEM[Wr_Addr] <= din[7:0];
26         2'b10 : Rd_Addr <= din[7:0];
27         2'b11 : dout <= MEM[Wr_Addr];
28         default : dout <= 0;
29     endcase
30 end
31 tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;
32 end
33
34 endmodule

```

Fixed Design:

```

1 module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
2 input      [9:0] din;
3 input      clk, rst_n, rx_valid;
4
5 output reg [7:0] dout;
6 output reg      tx_valid;
7
8 reg [7:0] MEM [255:0];
9
10 reg [7:0] Rd_Addr, Wr_Addr;
11
12 always @(posedge clk) begin
13     if (~rst_n) begin
14         dout <= 0;
15         //tx_valid <= 0; //<- BUG
16         Rd_Addr <= 0;
17         Wr_Addr <= 0;
18     end
19     else
20         if (rx_valid) begin
21             case (din[9:8])
22                 2'b00 : Wr_Addr <= din[7:0]; // wr address
23                 2'b01 : MEM[Wr_Addr] <= din[7:0]; // wr data
24                 2'b10 : Rd_Addr <= din[7:0]; // rd address
25                 2'b11 : dout <= MEM[Rd_Addr]; // rd data    <- BUG
26                 default : dout <= 0;
27             endcase
28         end
29         tx_valid <= (din[9] && din[8] && rx_valid && rst_n)? 1'b1 : 1'b0;
30     end
31
32 endmodule

```

## 3.2 SPI

Buggy Design:

```
1      module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,
2                  tx_valid);
3
4      localparam IDLE      = 3'b000;
5      localparam WRITE     = 3'b001;
6      localparam CHK_CMD   = 3'b010;
7      localparam READ_ADD  = 3'b011;
8      localparam READ_DATA = 3'b100;
9
10     input          MOSI, clk, rst_n, SS_n, tx_valid;
11     input [7:0]    tx_data;
12     output reg [9:0] rx_data;
13     output reg      rx_valid, MISO;
14
15     reg [3:0] counter;
16     reg      received_address;
17
18
19     reg [2:0] cs, ns;
20
21     always @(posedge clk) begin
22         if (~rst_n) begin
23             cs <= IDLE;
24         end
25         else begin
26             cs <= ns;
27         end
28     end
29
30     always @(*) begin
31         case (cs)
32             IDLE : begin
33                 if (SS_n)
34                     ns = IDLE;
35                 else
36                     ns = CHK_CMD;
37             end
38             CHK_CMD : begin
39                 if (SS_n)
40                     ns = IDLE;
41                 else begin
42                     if (~MOSI)
43                         ns = WRITE;
44                     else begin
45                         if (received_address)
```

```

44         ns = READ_ADD;
45     else
46         ns = READ_DATA;
47     end
48 end
49 end
50 WRITE : begin
51     if (SS_n)
52         ns = IDLE;
53     else
54         ns = WRITE;
55     end
56 READ_ADD : begin
57     if (SS_n)
58         ns = IDLE;
59     else
60         ns = READ_ADD;
61     end
62 READ_DATA : begin
63     if (SS_n)
64         ns = IDLE;
65     else
66         ns = READ_DATA;
67     end
68 endcase
69 end
70
71 always @(posedge clk) begin
72     if (~rst_n) begin
73         rx_data <= 0;
74         rx_valid <= 0;
75         received_address <= 0;
76         MISO <= 0;
77     end
78     else begin
79         case (cs)
80             IDLE : begin
81                 rx_valid <= 0;
82             end
83             CHK_CMD : begin
84                 counter <= 10;
85             end
86             WRITE : begin
87                 if (counter > 0) begin
88                     rx_data[counter-1] <= MOSI;
89                     counter <= counter - 1;
90                 end

```

```

91         else begin
92             rx_valid <= 1;
93         end
94     end
95     READ_ADD : begin
96         if (counter > 0) begin
97             rx_data[counter-1] <= MOSI;
98             counter <= counter - 1;
99         end
100        else begin
101            rx_valid <= 1;
102            received_address <= 1;
103        end
104    end
105    READ_DATA : begin
106        if (tx_valid) begin
107            rx_valid <= 0;
108            if (counter > 0) begin
109                MISO <= tx_data[counter-1];
110                counter <= counter - 1;
111            end
112            else begin
113                received_address <= 0;
114            end
115        end
116        else begin
117            if (counter > 0) begin
118                rx_data[counter-1] <= MOSI;
119                counter <= counter - 1;
120            end
121            else begin
122                rx_valid <= 1;
123                counter <= 8;
124            end
125        end
126    end
127 endcase
128 end
129 end
130
131 endmodule

```

Fixed Design:

```

1 import SPI_shared_pkg::*;
2 module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,
   tx_valid);
3

```



```

4  /*localparam IDLE      = 3'b000;
5  localparam CHK_CMD    = 3'b001;
6  localparam WRITE      = 3'b010;
7  localparam READ_ADD   = 3'b011;
8  localparam READ_DATA  = 3'b100;*/
9
10 input          MOSI, clk, rst_n, SS_n, tx_valid;
11 input          [7:0] tx_data;
12 output reg     [9:0] rx_data;
13 output reg     rx_valid, MISO;
14
15 reg [3:0] counter;
16 reg      received_address;
17 reg [9:0] MOSI_reg;
18 reg [2:0] ns; //cs,
19
20 always @(posedge clk) begin
21     if (~rst_n) begin
22         cs <= IDLE;
23     end
24     else begin
25         cs <= ns;
26     end
27 end
28
29 always @(*) begin
30     case (cs)
31         IDLE : begin
32             if (SS_n)
33                 ns = IDLE;
34             else
35                 ns = CHK_CMD;
36         end
37         CHK_CMD : begin
38             if (SS_n)
39                 ns = IDLE;
40             else begin
41                 if (~MOSI)
42                     ns = WRITE;
43                 else if (MOSI) begin //// else only is wrong if mosi
44                     is x
45                     if (~received_address) // <- BUG
46                         ns = READ_ADD;
47                     else
48                         ns = READ_DATA;
49                 end
46             end
47         end
48     end
49 end

```

```

50     end
51     WRITE : begin
52         if (SS_n)
53             ns = IDLE;
54         else
55             ns = WRITE;
56     end
57     READ_ADD : begin
58         if (SS_n)
59             ns = IDLE;
60         else
61             ns = READ_ADD;
62     end
63     READ_DATA : begin
64         if (SS_n)
65             ns = IDLE;
66         else
67             ns = READ_DATA;
68     end
69 endcase
70 end
71
72 always @(posedge clk) begin
73     if (~rst_n) begin
74         rx_data <= 0;
75         rx_valid <= 0;
76         received_address <= 0;
77         MOSI_reg <= 0; // MOSI_reg is not used
78                        // It's used to drive rx_data directly
79                        // without modifying rx_data bit by bit
80                        // using MOSI to prevent errors in the ram
81                        // output
82     end
83     else begin
84         case (cs)
85             IDLE : begin
86                 rx_valid <= 0;
87             end
88             CHK_CMD : begin
89                 counter <= 10;
90             end
91             WRITE : begin
92                 if (counter > 0) begin
93                     MOSI_reg[counter-1] <= MOSI;
94                     counter <= counter - 1;

```

```

95         end
96     else begin
97         rx_data <= MOSI_reg;
98         rx_valid <= 1;
99     end
100 end
101 READ_ADD : begin
102     if (counter > 0) begin
103         MOSI_reg[counter-1] <= MOSI;
104         counter <= counter - 1;
105     end
106     else begin
107         rx_data <= MOSI_reg;
108         rx_valid <= 1;
109         received_address <= 1;
110     end
111 end
112 READ_DATA : begin
113     if (tx_valid) begin
114         rx_valid <= 0;
115         if (counter > 0) begin
116             MISO <= tx_data[counter-1];
117             counter <= counter - 1;
118         end
119         else begin
120             received_address <= 0;
121         end
122     end
123     else begin
124         if (counter > 0) begin
125             MOSI_reg[counter-1] <= MOSI;
126             counter <= counter - 1;
127         end
128         else begin
129             rx_data <= MOSI_reg;
130             rx_valid <= 1;
131             counter <= 8;
132         end
133     end
134 end
135 endcase
136 end
137 end
138
139
140 //////////////////////////////////////
141 //ASSERTIONS//

```

```

142 //////////////////////////////////////////////////
143
144 `ifdef SIM
145
146 property reset_check;
147     @(posedge clk) disable iff (~rst_n) (~rst_n) |-> ##1
148         (~MISO && ~rx_valid && rx_data == 10'd0);
149 endproperty
150 /*always_comb begin
151     if(~rst_n)
152         a_reset: assert final(~MISO && ~rx_valid && rx_data == 10'd0);
153 end*/
154 property valid_command;
155     @(posedge clk) disable iff (~rst_n) (cs == CHK_CMD ##1 ~MISO
156         [*3]) |-> ##10
157         (rx_valid && $rose(SS_n) [->1]);///eventually
158 endproperty
159 property valid_transition_1;
160     @(posedge clk) disable iff (~rst_n) (cs == IDLE && ~SS_n) |->
161         ##1
162         (cs == CHK_CMD);
163 endproperty
164 property valid_transition_2;
165     @(posedge clk) disable iff (~rst_n) (cs == CHK_CMD && ~SS_n) |->
166         ##1
167         (cs == WRITE || cs == READ_ADD || cs == READ_DATA);
168 endproperty
169 //
170 property valid_transition_3;
171     @(posedge clk) disable iff (~rst_n) (cs == WRITE && ~SS_n) |->
172         ##[1:22]
173         (cs == IDLE);
174 endproperty
175 property valid_transition_4;
176     @(posedge clk) disable iff (~rst_n) (cs == READ_ADD && ~SS_n)
177         |-> ##[1:22]
178         (cs == IDLE);
179 endproperty
180 property valid_transition_5;
181     @(posedge clk) disable iff (~rst_n) (cs == READ_DATA && ~SS_n)
182         |-> ##[1:22]
183         (cs == IDLE);
184 endproperty
185 //
186 a_reset:assert property (reset_check);
187 ap_1:assert property (valid_command);
188 cp_1:cover property (valid_command);

```

```

183 ap_2:assert property (valid_transition_1);
184 cp_2:cover property (valid_transition_1);
185 ap_3:assert property (valid_transition_2);
186 cp_3:cover property (valid_transition_2);
187 ap_4:assert property (valid_transition_3);
188 cp_4:cover property (valid_transition_3);
189 ap_5:assert property (valid_transition_4);
190 cp_5:cover property (valid_transition_4);
191 ap_6:assert property (valid_transition_5);
192 cp_6:cover property (valid_transition_5);
193 'endif
194
195 endmodule

```

### 3.3 Wrapper

#### Buggy Design

```

1
2 module WRAPPER (MOSI,MISO,SS_n,clk,rst_n);
3
4 input  MOSI, SS_n, clk, rst_n;
5 output MISO;
6
7 wire [9:0] rx_data_din;
8 wire      rx_valid;
9 wire      tx_valid;
10 wire [7:0] tx_data_dout;
11
12 RAM    RAM_instance    (rx_data_din,clk,rst_n,rx_valid,tx_data_dout ,
13                          tx_valid);
14 SLAVE SLAVE_instance (MOSI,MISO,SS_n,clk,rst_n,rx_data_din,rx_valid,
15                          tx_data_dout,tx_valid);
16
17 endmodule

```

#### Fixed Design

```

1      module WRAPPER (MOSI,MISO,SS_n,clk,rst_n);
2 input  MOSI, SS_n, clk, rst_n;
3 output MISO;
4
5 wire [9:0] rx_data_din;
6 wire      rx_valid;
7 wire      tx_valid;
8 wire [7:0] tx_data_dout;
9
10 SLAVE SLAVE_instance (

```

```

11     .clk          (clk),
12     .rst_n       (rst_n),
13     .SS_n        (SS_n),
14     .MOSI        (MOSI),
15     .MISO        (MISO),
16     .tx_data     (tx_data_dout),
17     .tx_valid    (tx_valid),
18     .rx_data     (rx_data_din),
19     .rx_valid    (rx_valid)
20 );
21
22 RAM RAM_instance (
23     .din          (rx_data_din),
24     .clk          (clk),
25     .rst_n       (rst_n),
26     .rx_valid    (rx_valid),
27     .dout        (tx_data_dout),
28     .tx_valid    (tx_valid)
29 );
30
31 endmodule

```


## 4 Files Hierarchy

```
./Documentation
├── ./Documentation/delete.me.html
├── ./gitfiles.txt
├── ./RAM
│   ├── ./RAM/certe_dump.xml
│   ├── ./RAM/mem.dat
│   ├── ./RAM/RAM_agent.sv
│   ├── ./RAM/RAM_config_obj.sv
│   ├── ./RAM/RAM_coverage.sv
│   ├── ./RAM/RAM_driver.sv
│   ├── ./RAM/RAM_env.sv
│   ├── ./RAM/RAM_golden.v
│   ├── ./RAM/RAM_if.sv
│   ├── ./RAM/RAM_mon.sv
│   ├── ./RAM/RAM_read_only_seq.sv
│   ├── ./RAM/RAM_reset_seq.sv
│   ├── ./RAM/RAM_score.sv
│   ├── ./RAM/RAM_seq_item.sv
│   ├── ./RAM/RAM_sequencer.sv
│   ├── ./RAM/RAM_shared_pkg.sv
│   ├── ./RAM/RAM_sva.sv
│   ├── ./RAM/RAM_test.sv
│   ├── ./RAM/RAM.v
│   ├── ./RAM/RAM_write_only_seq.sv
│   ├── ./RAM/RAM_write_read_seq.sv
│   ├── ./RAM/run.do
│   ├── ./RAM/src_files.list
│   ├── ./RAM/top.sv
│   ├── ./RAM/top.ucdb
│   ├── ./RAM/vsim_stacktrace.vstf
│   ├── ./RAM/vsim.wlf
│   └── ./RAM/work
```

```
./SPI
├── ./SPI/certe_dump.xml
├── ./SPI/run.do
├── ./SPI/SPI_agent.sv
├── ./SPI/SPI_config_obj.sv
├── ./SPI/SPI_coverage.sv
├── ./SPI/SPI_driver.sv
├── ./SPI/SPI_env.sv
├── ./SPI/SPI_if.sv
├── ./SPI/SPI_main_seq.sv
├── ./SPI/SPI_mon.sv
├── ./SPI/SPI_reset_seq.sv
├── ./SPI/SPI_score.sv
├── ./SPI/SPI_seq_item.sv
├── ./SPI/SPI_sequencer.sv
├── ./SPI/SPI_shared_pkg.sv
├── ./SPI/SPI_slave.sv
├── ./SPI/SPI_test.sv
├── ./SPI/SPI.v
├── ./SPI/src_files.list
├── ./SPI/top.sv
├── ./SPI/vsim.wlf
└── ./SPI/work
```

```
./SPI Wrapper
├── ./SPI Wrapper/certe_dump.xml
├── ./SPI Wrapper/run.do
├── ./SPI Wrapper/SPI_wrapper.v
├── ./SPI Wrapper/src_files.list
├── ./SPI Wrapper/top.sv
├── ./SPI Wrapper/top.ucdb
├── ./SPI Wrapper/vsim_stacktrace.vstf
├── ./SPI Wrapper/vsim.wlf
├── ./SPI Wrapper/work
│   ├── ./SPI Wrapper/WRAPPER_agent.sv
│   ├── ./SPI Wrapper/WRAPPER_config_obj.sv
│   ├── ./SPI Wrapper/WRAPPER_coverage.sv
│   ├── ./SPI Wrapper/WRAPPER_driver.sv
│   ├── ./SPI Wrapper/WRAPPER_env.sv
│   ├── ./SPI Wrapper/WRAPPER_if.sv
│   ├── ./SPI Wrapper/WRAPPER_mon.sv
│   ├── ./SPI Wrapper/WRAPPER_read_only_seq.sv
│   ├── ./SPI Wrapper/WRAPPER_reset_seq.sv
│   ├── ./SPI Wrapper/WRAPPER_score.sv
│   ├── ./SPI Wrapper/WRAPPER_seq_item.sv
│   ├── ./SPI Wrapper/WRAPPER_sequencer.sv
│   ├── ./SPI Wrapper/WRAPPER_shared_pkg.sv
│   ├── ./SPI Wrapper/WRAPPER_sva.sv
│   ├── ./SPI Wrapper/WRAPPER_test.sv
│   ├── ./SPI Wrapper/WRAPPER_write_only_seq.sv
│   └── ./SPI Wrapper/WRAPPER_write_read_seq.sv
└── ./transcript
```

## 5 UVM\_Structure



### Testbench Workflow

1. **Top Module:** Sets three configuration objects for WRAPPER, RAM, and SPI interfaces
2. **UVM Test:** Receives configuration objects and specifies active/passive mode for each component
3. **Environment:** Configuration objects are set in the environment via UVM configuration database
4. **Agents:** Receive configuration objects and propagate them to monitors, drivers, and sequencers
5. **Active Agent:** Drives randomized sequence items through the sequencer-driver pipeline
6. **Passive Components:** Monitors collect coverage and send transactions to scoreboard for checking

### Component Hierarchy

- WRAPPER\_test (UVM Test)



- WRAPPER\_env (Environment)
  - \* WRAPPER\_agent (Active Agent)
  - \* WRAPPER\_scoreboard (Scoreboard)
  - \* WRAPPER\_coverage (Coverage Collector)
- RAM\_env (Environment - Passive)
- SPI\_env (Environment - Passive)

## Configuration Management

- WRAPPER\_config\_obj: Active configuration
- RAM\_config\_obj: Passive configuration
- SPI\_config\_obj: Passive configuration
- Virtual interfaces passed via UVM configuration database

## Sequence Execution Flow

1. Reset Sequence
2. Write-Only Sequence
3. Read-Only Sequence
4. Write-Read Random Sequence

## 6 Covergroups

Note: the excluded coverpoint only works in when running RAM env, since the sequence of write read doesn't happen each cycle but are seperated by 13 cycles.

/RAM_pkg_cover/RAM_coverage				100.00%					
TYPE cvr_grp				100.00%	100		100.00%	✓	auto(0)
CVP cvr_grp:din_cp				100.00%	100		100.00%	✓	
CVP cvr_grp:rx_cp				85.71%	100		85.71%	✓	
CVP cvr_grp:tx_cp				100.00%	100		100.00%	✓	
CROSS cvr_grp:din_cross_rx				100.00%	100		100.00%	✓	
CROSS cvr_grp:din_cross_tx				100.00%	100		100.00%	✓	
INST VRAM_pkg_cover::RAM_coverage::cvr_grp				100.00%	100		100.00%	✓	0
CVP din_cp				100.00%	100		100.00%	✓	
bin din_values[0]				1284	1		100.00%	✓	
bin din_values[1]				373	1		100.00%	✓	
bin din_values[2]				415	1		100.00%	✓	
bin din_values[3]				929	1		100.00%	✓	
bin wrdata_after_wraddress				13	1		100.00%	✓	
bin rddata_after_rdaddress				10	1		100.00%	✓	
bin wradd_wrdata_rdadd_rddata				0	1		0.00%	✗	
CVP rx_cp				100.00%	100		100.00%	✓	
bin auto[0]				2415	1		100.00%	✓	
bin auto[1]				586	1		100.00%	✓	
CVP tx_cp				100.00%	100		100.00%	✓	
bin auto[0]				2849	1		100.00%	✓	
bin auto[1]				152	1		100.00%	✓	
CROSS din_cross_rx				100.00%	100		100.00%	✓	
bin din_values_rx_high				586	1		100.00%	✓	
CROSS din_cross_tx				100.00%	100		100.00%	✓	
bin rd_data_tx_high				152	1		100.00%	✓	

/SPI_pkg_cover/SPI_coverage	100.00%			
TYPE cvr_grp	100.00%	100	100.00%	✓
CVP cvr_grp::rx_data_cp	100.00%	100	100.00%	✓
CVP cvr_grp::SS_n_cp	100.00%	100	100.00%	✓
CVP cvr_grp::MOSI_cp	100.00%	100	100.00%	✓
CROSS cvr_grp::SS_n_MOSI	100.00%	100	100.00%	✓
INST VSPI_pkg_cover::SPI_coverage::cvr_grp	100.00%	100	100.00%	✓
CVP rx_data_cp	100.00%	100	100.00%	✓
bin auto[0]	1284	1	100.00%	✓
bin auto[1]	373	1	100.00%	✓
bin auto[2]	415	1	100.00%	✓
bin auto[3]	929	1	100.00%	✓
CVP SS_n_cp	100.00%	100	100.00%	✓
bin extended_transaction[1=>0[*23]=>1]	26	1	100.00%	✓
bin full_transaction_normal[1=>0[*13]=>1]	127	1	100.00%	✓
CVP MOSI_cp	100.00%	100	100.00%	✓
bin write_addr	703	1	100.00%	✓
bin write_data	314	1	100.00%	✓
bin read_addr	296	1	100.00%	✓
bin read_data	688	1	100.00%	✓
CROSS SS_n_MOSI	100.00%	100	100.00%	✓
bin write_addr_full	42	1	100.00%	✓
bin write_data_full	9	1	100.00%	✓
bin read_addr_full	6	1	100.00%	✓
bin read_data_extended	10	1	100.00%	✓




## 7 Assertions



Name	Assertion Type	Language	Enable	Failure (Pass Count)	Active Count	Memory	Peak Memory	Peak Memory/Cumul	Assertion Expression	Include
Avrm_pkg::uvm_reg_map::do_write#ublk#215181159#1731/Immed_1735	Immediate	SVA	on	0	0	-	-	-	o!assert (Scat(seq,0))	✗
Avrm_pkg::uvm_reg_map::do_read#ublk#215181159#1771/Immed_1775	Immediate	SVA	on	0	0	-	-	-	o!assert (Scat(seq,0))	✗
WRAPPER_read_only_seq_pkg::WRAPPER_read_only_seq::body#ublk#61782279#15/Immed_19	Immediate	SVA	on	0	1	-	-	-	o!assert (randomize(...))	✓
WRAPPER_write_only_seq_pkg::WRAPPER_write_only_seq::body#ublk#254679815#19/Immed_2...	Immediate	SVA	on	0	1	-	-	-	o!assert (randomize(...))	✓
WRAPPER_write_read_seq_pkg::WRAPPER_write_read_seq::body#ublk#264526855#15/Immed_...	Immediate	SVA	on	0	1	-	-	-	o!assert (randomize(...))	✓
TopDUTSLAVE_Instance/ap_1	Concurrent	SVA	on	0	0	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTSLAVE_Instance/ap_2	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTSLAVE_Instance/ap_3	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTSLAVE_Instance/ap_4	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTSLAVE_Instance/ap_5	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTSLAVE_Instance/ap_6	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTRAM_Instance/sva_inst/rst_asrt	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) (~rst_n) => (~bx_...	✓
TopDUTRAM_Instance/sva_inst/low_asrt	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTRAM_Instance/sva_inst/rise_asrt	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTRAM_Instance/sva_inst/wraddr_rddata_asrt	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓
TopDUTRAM_Instance/sva_inst/rddata_asrt	Concurrent	SVA	on	0	1	-	0B	0B	0 ns 0 o!assert (@(posedge clk) disable iff (~rst_...	✓

Table 1: SystemVerilog Assertions

Feature	Assertion
Reset: MISO low	@(posedge clk) (!rst_n ==> MISO)
Reset: rx_valid low	@(posedge clk) (!rst_n ==> rx_valid)
Reset: tx_valid low	@(posedge clk) (!rst_n ==> tx_valid)
Reset: rx_data zero	@(posedge clk) (!rst_n ==> rx_data == 0)
Command sequence: rx_valid after 10 cycles	@(posedge clk) (cs == CHK_CMD 1 MISO[*3])  -> 10 (rx_valid && \$rose(SS_n))
IDLE to CHK_CMD	@(posedge clk) (cs == IDLE && SS_n) ==> (cs == CHK_CMD)
CHK_CMD to WRITE/READ	@(posedge clk) (cs == CHK_CMD && SS_n) ==> (cs == WRITE    cs == READ_ADD    cs == READ_DATA)
WRITE to IDLE	@(posedge clk) (cs == WRITE && SS_n)  -> [1:22] (cs == IDLE)
READ_ADD to IDLE	@(posedge clk) (cs == READ_ADD && SS_n)  -> [1:22] (cs == IDLE)
READ_DATA to IDLE	@(posedge clk) (cs == READ_DATA && SS_n)  -> [1:22] (cs == IDLE)
tx_valid deasserted during input	@(posedge clk) (din[9:8] != 2'b11) ==> (tx_valid == 0)
tx_valid pulse after read data	@(posedge clk) (din[9:8] == 2'b11) ==> (\$rose(tx_valid) 1 \$fell(tx_valid))
Write Address followed by Write Data	@(posedge clk) (din[9:8] == 2'b00) ==> [1:5] (din[9:8] == 2'b01)
Read Address followed by Read Data	@(posedge clk) (din[9:8] == 2'b10) ==> [1:5] (din[9:8] == 2'b11)

## 8 Waveforms





## 9 Transcript

```
# UVM_INFO WRAPPER_test.sv(94) @ 30010: uvm_test_top [run_phase] write_read_random_seq Stimulus Generation Ended
# UVM_INFO verililog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 30010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO WRAPPER_score.sv(53) @ 30010: uvm_test_top.env.sb [report_phase] Total successful transactions: 0
# UVM_INFO WRAPPER_score.sv(54) @ 30010: uvm_test_top.env.sb [report_phase] Total failed transactions: 0
# UVM_INFO ../RAM/RAM_score.sv(71) @ 30010: uvm_test_top.env_ram.sb [report_phase] Total successful transactions: 3001
# UVM_INFO ../RAM/RAM_score.sv(72) @ 30010: uvm_test_top.env_ram.sb [report_phase] Total failed transactions: 0
# UVM_INFO ../SPI/SPI_score.sv(45) @ 30010: uvm_test_top.env_spi.sb [report_phase] Total successful transactions: 3001
# UVM_INFO ../SPI/SPI_score.sv(46) @ 30010: uvm_test_top.env_spi.sb [report_phase] Total failed transactions: 0

# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 18
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNISTI] 1
# [TEST_DONE] 1
# [report_phase] 6
# [run_phase] 8
# ** Note: cfinish : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 30010 ns Iteration: 61 Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```