



CSE312: Electronic Design Automation Fall 2022

Project (1): ATM - based bank system

Presented to:

Dr. Eman Mohamed

Eng. Adham

Submitted by:

Abdulrahman Maged Abdulrahman: 20P7467

Hazem Zaki Aboukhalil : 20P7516

Mariam Hany Fouad: 20P8966

Mina George Fawzy Girgis: 20P4198

Shady Emad Sabry: 20P7239

Matthew sherif shalaby : 20p6785

Karim Bassel Samir: 20P6794

fady fady fouad : 20p7341

Questa Coverage Report

Number of tests run:	1
Passed:	1
Warning:	0
Error:	0
Fatal:	0

[List of tests included in report...](#)

[List of global attributes included in report...](#)

[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope ▾	Hits % ▾	Coverage % ▾
ATMTestBench	92.87%	97.92%
DUT	96.01%	98.18%

Coverage Summary by Type:

Total Coverage:					92.87%	97.92%
Coverage Type ▾	Bins ▾	Hits ▾	Misses ▾	Weight ▾	% Hit ▾	Coverage ▾
Statements	127	127	0	1	100.00%	100.00%
Branches	42	41	1	1	97.61%	97.61%
FEC Conditions	9	9	0	1	100.00%	100.00%
Toggles	456	410	46	1	89.91%	89.91%
FSMs	24	24	0	1	100.00%	100.00%
States	9	9	0	1	100.00%	100.00%
Transitions	15	15	0	1	100.00%	100.00%
Assertions	2	2	0	1	100.00%	100.00%

Coverage Report Summary Data by file

=== File: ATM.v

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	42	42	0	100.00
Branches	42	41	1	97.61
FEC Condition Terms	9	9	0	100.00
FSMs				100.00
States	9	9	0	100.00
Transitions	15	15	0	100.00
Toggle Bins	82	75	7	91.46

=== File: ATMTestBench.v

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	85	85	0	100.00
Toggle Bins	374	335	39	89.57

TOTAL ASSERTION COVERAGE: 100.00% ASSERTIONS: 2

Total Coverage By File (code coverage only, filtered view): 97.50%

Assertion Coverage

Instance	Design unit	Design unit type	Top Category	Visibility	Cover Options	Total coverage	Assertions count	Assertions hit	Assertions missed	Assertion %	Assertion graph
ATMTestBench	ATMTestBe...	Module	DU Instance	+acc=...	+cover=bcefst	97.92%	2	2	0	100.00%	
DUT	ATM(fast)	Module	DU Instance	+acc=...	+cover=bcefst	98.18%	2	2	0	100.00%	
#INITIAL#130	ATMTestBe...	Process	-	+acc=...							
#INITIAL#14	ATMTestBe...	Process	-	+acc=...							
#vsim_capacity#	Capacity	Statistics		+acc=...							

Toggle Coverage

Toggle nodes	Toggles hit	Toggles missed	Toggle %	Toggled graph	St
456	410	46	89.91%		
82	75	7	91.46%		

Transition Coverage

States	States hit	States missed	State %	State graph	Transitions	Transitions hit	Transitions missed	Transition %	Transition graph
9	9	0	100.00%		15	15	0	100.00%	
9	9	0	100.00%		15	15	0	100.00%	

Branch Coverage

#	Name	Specified path	Full path	Type	Stmt Count	Stmt Hits	Stmt %	Stmt Graph	Branch Count	Branch Hits	Branch %	Branch Graph	Cc
1	sim	vsim.wlf	D:/Junio...										
2	ATM.v	ATM.v	D:/Junio...	verilog	42	42	100.00		42	41	97.62		
3	ATMTestBench...	ATMTestBench.v	D:/Junio...	verilog	85	85	100.00						

Test Bench Code

```


1  module ATMTesBench();
2      reg incard_tb, language_tb, again_tb, clock_tb;
3      reg [1:0] confirm_tb;
4      reg [1:0] operations_tb;
5      reg [3:0] password_tb;
6      reg [5:0] amount_tb;
7      wire [5:0] balance_tb;
8      wire incorrectpswd_tb, nobalance_tb, success_tb;
9      integer I;
10     integer seed1 = 1;
11     integer seed2 = 0;
12     integer seed3 = 2;
13     integer seed7 = 7;
14     initial
15     begin
16
17
18         #10
19         incard_tb = 1'b0; //Tests incard_tb when 0
20
21         #10
22         incard_tb = 1'b1; //tests incard_tb when 1
23
24         #10
25         language_tb = 1'b0; //tests language_tb when 0
26
27         #10
28         incard_tb = 1'b0;
29
30         #10
31         language_tb = 1'b1; //tests language_tb when 1
32
33         #10
34         password_tb = 4'b0011; //wrong password
35
36         #10
37         incard_tb= 1'b1; //returns to incard state
38
39         #10
40         language_tb=1'b1; //language state

```

```
41
✓ 42 #10
✓ 43 password_tb = 4'b0110; //password correct
44
✓ 45 #10
✓ 46 operations_tb = 2'b00; //deposit money
47
✓ 48 #10
✓ 49 amount_tb= 6'b000000;
✓ 50 #10
✓ 51 amount_tb = 6'b100010; //enters money
52
✓ 53 #10
✓ 54 confirm_tb = 2'b11; //confirm 1
55
✓ 56 #10
✓ 57 again_tb= 1'b1; //again 1
58
✓ 59 #10
✓ 60 operations_tb = 2'b01; //balance check
61
✓ 62 #10
✓ 63 confirm_tb = 2'b11; //confirm 1
64
✓ 65 #10
✓ 66 again_tb= 1'b1; //again 1
67
✓ 68 #10
✓ 69 operations_tb = 2'b10; //withdraw
70
✓ 71 #10
✓ 72 amount_tb = 6'b110011; //enters amount to withdraw
73
✓ 74 #10
✓ 75 confirm_tb = 2'b11; //confirm 1
76
✓ 77 #10
✓ 78 again_tb = 1'b0; //again 0
79
80 /*
81 randomization
82 */
83
84 //$random(seed);
85
```

```
✓ 86   for(I = 0; I< 1000000; I = I+1)
87   begin
88   #10
89   incard_tb= $random(seed1);
90   language_tb = $random(seed1);
91   password_tb = 4'b0110;
92   operations_tb = $random(seed1);
93   again_tb = $random(seed1);
94   confirm_tb = $random(seed1);
95   amount_tb = $random(seed1);
96
97   #10
98   incard_tb= $random(seed2);
99   language_tb = $random(seed2);
100  password_tb = 4'b0110;
101  operations_tb = $random(seed2);
102  again_tb = $random(seed2);
103  confirm_tb = $random(seed2);
104  amount_tb = $random(seed2);
105
106  #10
107  incard_tb= $random(seed3);
108  language_tb = $random(seed3);
109  password_tb = 4'b0110;
110  operations_tb = $random(seed3);
111  again_tb = $random(seed3);
112  confirm_tb = $random(seed3);
113  amount_tb = $random(seed3);
114
115
116  #10
117  incard_tb= $random(seed7);
118  language_tb = $random(seed7);
119  password_tb = 4'b0110;
120  operations_tb = $random(seed7);
121  again_tb = $random(seed7);
122  confirm_tb = $random(seed7);
123  amount_tb = $random(seed7);
124  end
125
126 ➡ $finish;
127
128  end
```

Randomization



```
129
130     initial
131     begin
132
133         clock_tb = 0;
134         forever
135             #5 clock_tb=~clock_tb;
136
137     end
138
139     ATM DUT (
140         .clk(clock_tb),
141         .incard(incard_tb),
142         .language(language_tb),
143         .password(password_tb),
144         .operation(operations_tb),
145         .amount(amount_tb),
146         .confirm(confirm_tb),
147         .again(again_tb),
148         .incorrectpassword(incorrectpswd_tb),
149         .nobalance(nobalance_tb),
150         .success(success_tb),
151         .balance(balance_tb)
152     );
153
154 endmodule
155
```

Verification plan

- Regs defined to port map with inputs of the design
- Wires defined to port map with outputs of design
- Integer I is defined as it is used in for loop (randomized input to test output)
- Different seeds are used to generate different random numbers in each iteration in the loop

Directed test bench

- Incard initialized by 0 to verify that the current state is an idle state
- Incard initialized by 1 to verify that current state becomes s1
- Language initialized by 0 to verify that it stays in the same state
- Language initialized by 1 to verify that s1 has passed and the current state is now s2
- wrong password entered to check that if the password is incorrect the system moves back to S0
- Right password entered to verify that it moves to s3
- Different operations are entered first deposit operation is checked by initializing the operation to 00 and different amounts are input
- Then again initialized by 1 to check for check balance operation (01) then withdraw operation is checked(10) and amount is input
- Then again is set to 0 to verify that system returns to s0 Randomized
- Loop is set to iterate a fixed number of times to generate different inputs to be tested

Design RTL Code

```

1  module ATM(
2      input clk,
3      input incard,
4      input language,
5      input [3:0] password,
6      input [1:0] operation,
7      input [5:0] amount,
8      input [1:0] confirm,
9      input again,
10     output reg incorrectpassword,
11     output reg nobalance,
12     output reg success,
13     output reg [5:0] balance);
14
15     localparam [3:0]      S0=4'b0000,//idle
16                           S1=4'b0001,//input language
17                           S2=4'b0010,//input password
18                           S3=4'b0011,//chooseop
19                           S4=4'b0100,//deposit
20                           S5=4'b0101,//withdraw
21                           S6=4'b0110,//balance
22                           S7=4'b0111,//confirm amount
23                           S8=4'b1000,//another services
24                           correctpass=4'b0110;
25
26     reg [3:0]      currentstate,
27                   nextstate;
28     reg [5:0] bal;
29
30     initial
31     begin
32         currentstate = S0;
33         bal=6'b110000;
34         nobalance=0;
35         success=0;
36         incorrectpassword=0;
37     end
38
39     always @(posedge clk)
40     begin
41         currentstate <= nextstate ;
42     end
43
44     always @(*)
45     begin
46         case (currentstate)

```

```

43 case(currentstate)
44 S0 : begin
45     if(!incard)
46         nextstate=S0;
47     else
48         nextstate=S1;
49     end
50 S1 : begin
51     if(!language)
52         nextstate = S1;
53     else
54         nextstate = S2;
55     end
56 S2 : begin
57     if(password == correctpass)
58         begin
59             nextstate = S3;
60             incorrectpassword = 1'b0;
61             end
62     else
63         begin
64             nextstate = S0;
65             incorrectpassword = 1'b1;
66             end
67     end
68 S3 : begin
69     case (operation)
70         2'b00 : nextstate =S4;
71         2'b10 : nextstate = S5;
72         2'b01 : nextstate = S6;
73         default : nextstate = S3;
74     endcase
75     end
76
77 S4 : begin
78     if(amount)
79         nextstate = S7;
80     else
81         nextstate = S4;
82     end
83
84 S5 : begin
85     if(amount && amount < balance)

```

```

85         if(amount && amount < balance)
86             nextstate = S7;
87         else
88             nextstate = S5;
89
90     end
91 S6 : begin
92     if(confirm == 2'b10)
93         nextstate = S8;
94     else
95         nextstate = S6;
96
97     end
98 S7 : begin
99     case (confirm)
100     2'b00 : nextstate = S4;
101     2'b01 : nextstate = S5;
102     2'b11 : nextstate = S8;
103     default : nextstate = S7;
104     endcase
105 end
106
107 S8 : begin
108     if(again)
109         nextstate = S3;
110     else
111         nextstate = S0;
112     end
113 endcase
114 end
115
116
117
118 always @ (*)
119 begin
120     case (currentstate)
121     S2: begin
122         if(password == correctpass)
123             incorrectpassword = 0;
124         else
125             incorrectpassword = 1;
126         end
127     S7 : begin
128         if(amount && amount < balance)

```



```


117
118 always @ (*)
119 begin
120 case (currentstate)
121 S2: begin
122     if(password == correctpass)
123         incorrectpassword = 0;
124     else
125         incorrectpassword = 1;
126     end
127 S7 : begin
128     if(amount && operation == 2'b00)
129         bal = bal + amount;
130     else if(amount <= bal && operation == 2'b10)
131         begin
132             bal = bal - amount;
133             nobalance = 0 ;
134         end
135     else if(amount > bal && operation == 2'b10)
136         nobalance = 1;
137     else nobalance = 0;
138     end
139 S8 : success = 1;
140
141 endcase
142 balance = bal;
143 end
144
145 //psl assert always ((S2 && (password == 4'b0110)) -> next (correctpass)) @(posedge clk);
146 //psl assert always ((S7 && (confirm)) -> next (success)) @(posedge clk);
147
148 endmodule

```

Assertion

Waveforms samples





State diagram

IDLE (0000) S0

Language->language(0001) S1

Password-> password[3:0](0010) S2

Choose operation→operation[1:0](0011) S3

deposit->00(0100) S4

withdraw->10(0101)S5

balance->01(0110)S6

check amount (0111)S7

another services(1000)S8

State's name & details

State	Input	outcome
<u>S0 (IDLE)</u>	Card = 0	S0 (IDLE)
	Card = 1	S1 (Language)
S1 (Language)	Language = 0	S1 (language)
	Language = 1	S2 (Operations)
S2 (password)	Password != 0110	S0 (IDLE)
	Password == 0110	S3 (Operations)
S3 (operations)	Operation = 00	S4 (deposit)
	Operation = 01	S6 (balance)
	Operation = 10	S5 (withdraw)
S4 (deposit)	Amount = \$random	S7 (check amount)
S5 (withdraw)	Amount = \$random	S7 (check amount)
S6 (balance)	Confirm = 1	S8 (other services)
S7 (check amount)	Confirm = 0 (if S5)	S5 (withdraw)
	Confirm = 0 (if S4)	S4 (deposit)
	Confirm = 1	S8 (other services)
S8 (other services)	Again = 0	S0 (IDLE)
	Again = 1	S3 (operations)