



**University of  
East London**



**AIN SHAMS UNIVERSITY  
FACULTY OF ENGINEERING**



Engineering Science Leaders since 1839

**Computer Engineering and Software Systems Program - Credit Hours Engineering  
Programs (iCHEP)**

**STUDENT PORTFOLIO - Academic Year 2021/2022**

<b>L'EL Module Code</b> <b>CESS3005</b>	<b>L'EL Module Name</b> <b>Logic Design</b>	
<b>ASU Course Code</b> <b>CSE111</b>	<b>ASU Course Name</b> <b>Computer Architecture</b>	
	<b>Semester</b> Fall 2021	<b>Date of Submission</b> 13/3/2022



**Student Name:** Karim Bassel Samir Anby

**Student ID (ASU):** 20P6794

**Student ID (UEL):** XXXXXXXXXXXXX

Course Code:	CSE111	Course Name:	Logic Design	Lab Project	Date:	13/3/2022																															
Student Name:	Karim Bassel Samir Anby			Student ID:	20P6794																																
	<table border="1"> <tr> <th colspan="4">Mastery <math>\geq 90\%</math></th> <th colspan="4">Accomplished <math>\geq 75\%</math> &amp; <math>&lt; 90\%</math></th> <th colspan="4">Adequate <math>\geq 60\%</math> &amp; <math>&lt; 75\%</math></th> <th colspan="4">Inadequate <math>&lt; 60\%</math></th> </tr> <tr> <td>100</td><td>96</td><td>93</td><td>90</td> <td>89</td><td>84</td><td>79</td><td>75</td> <td>74</td><td>69</td><td>64</td><td>60</td> <td>59</td><td>40</td><td>20</td><td>0</td> </tr> </table>				Mastery $\geq 90\%$				Accomplished $\geq 75\%$ & $< 90\%$				Adequate $\geq 60\%$ & $< 75\%$				Inadequate $< 60\%$				100	96	93	90	89	84	79	75	74	69	64	60	59	40	20	0	
Mastery $\geq 90\%$				Accomplished $\geq 75\%$ & $< 90\%$				Adequate $\geq 60\%$ & $< 75\%$				Inadequate $< 60\%$																									
100	96	93	90	89	84	79	75	74	69	64	60	59	40	20	0																						
	<ul style="list-style-type: none"> <li>The project performs four different operations correctly.</li> <li>Project simulation on Logisim submitted.</li> <li>Wiring was color coded and correct.</li> <li>Dip switches used instead of push buttons.</li> <li>Minimum number of gates used.</li> <li>Complete project documentation submitted.</li> </ul>				<ul style="list-style-type: none"> <li>The project performs four different operations.</li> <li>Project simulation on Logisim submitted.</li> <li>Wiring was correct but not color coded.</li> <li>Dip switches used instead of push buttons.</li> <li>Minimum number of gates used.</li> <li>Complete project documentation submitted.</li> </ul>				<ul style="list-style-type: none"> <li>The project performs less than four different operations correctly.</li> <li>Some of the project simulation on Logisim were submitted.</li> <li>Wiring was not correct but not color coded.</li> <li>Dip switches used instead of push buttons.</li> <li>More number of gates used.</li> <li>Some project documentation submitted.</li> </ul>				<ul style="list-style-type: none"> <li>The project performs less than four different operations.</li> <li>Some of the project simulation on Logisim were submitted.</li> <li>Wiring was not correct but not color coded.</li> <li>Push buttons used.</li> <li>More number of gates used.</li> <li>Some project documentation submitted.</li> </ul>																								
1 <sup>st</sup> marker Total		25 marks		1 <sup>st</sup> marker Signature		Hossam Abdelmunim		ASU Agreed Mark		24 marks																											
2 <sup>nd</sup> Marker Total		25 marks		2 <sup>nd</sup> marker Signature		Kyrelloss Nashaat		UEL Agreed Mark		24 marks																											
<b>General Comments:</b>  <b>Well done!</b>  <b>Very good, keep going!</b>								UEL Grading System		Agreed		ASU Grading Scale																									
								% equivalent at UEL		Mark Range		% at ASU		Grade																							
								95% and higher				97% and higher		A+																							
								82% to less than 95%		Yes Yes		93% to less than 97%		A																							
								70% to less than 82%				89% to less than 93%		A-																							
								66% to less than 70%				84% to less than 89%		B+																							
								63% to less than 66%				80% to less than 84%		B																							
								60% to less than 63%				76% to less than 80%		B-																							
								56% to less than 60%				73% to less than 76%		C+																							
								53% to less than 56%				70% to less than 73%		C																							
50% to less than 53%				67% to less than 70%		C-																															
45% to less than 50%				64% to less than 67%		D+																															
40% to less than 45%				60% to less than 64%		D																															
Less than 40%				Less than 60%		F																															


[illegible]



<b>1<sup>st</sup> marker Total</b>		1 <sup>st</sup> marker Signature		<b>ASU Agreed Mark</b>	
<b>2<sup>nd</sup> Marker Total</b>		2 <sup>nd</sup> marker Signature		<b>UEL Agreed Mark</b>	

ii | Page





# Logic Design

## Major Task

CSE 111

### *Members*

**Fady Fady Fouad 20P7341**  
**Matthew Sherif Shalaby 20P6785**  
**Karim Bassel Samir 20P6794**  
**Shady Emad Sabry 20P7239**



## **Phase 1:**

The purpose of the circuit shown in Fig. 1 is to display the pressed key of the keypad on 7-segment. Design the combinational circuit (DM) shown in Fig. 1. This circuit has input from the standard 4x4 keypad, and its output will feed the BCD- to-7 segment decoder.

## **Hardware used**

push button (16)

resistor (23)

7447 decoder

7 segment display

7432 (2-input or) (9)

P1	P2	P3	P4	P5	P6	P7	P8	P9
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0
0	0	0	0	1	0	0	0	0
0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	1







---



For getting output E on 7 segment :

<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
0	1	0	0	0	0
0	0	1	0	0	0
0	0	0	1	0	0
0	0	0	0	1	0
0	0	0	0	0	1

















---

## **Phase 2:**

Refer to Fig. 2; Design a sequential circuit with X-type flip-flops and logic gates to count the sequence: 1, 6, A1, A2, A3, A4, A5, back to 1, and repeat ; then display it on 7-segment. Where A1, A2, A3, A4, and A5 are defined, for example, as follows:

## **Hardware used**

555 clock

Capacitor 10nF

Capacitor 10uF

Resistor 68k ohms

Resistor 8.2 k ohm

AND gate 7408

XOR gate 7486

OR gate 7432

2 jk flip flops 7476

Anodic 7 segment display

7447 decoder



JK flip / flop Truth Table											
Present State			Next State			Flip Flop Inputs					
A	B	C	A	B	C	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	J <sub>C</sub>	K <sub>C</sub>
0	0	0	1	0	0	1	x	0	x	0	x
0	0	1	1	1	0	1	x	1	x	x	1
0	1	0	0	0	1	0	x	x	1	1	x
0	1	1	0	0	1	0	x	x	1	x	0
1	0	0	0	1	1	x	1	1	x	1	x
1	0	1	0	0	0	x	1	0	x	x	1
1	1	0	1	1	1	x	0	x	0	1	x
1	1	1	1	0	1	x	0	x	1	x	0





A \ BC				
	00	01	11	10
0	1	1		
1	X	X	X	X

$$J_A = B'$$

A \ BC				
	00	01	11	10
0	X	X	X	X
1	1	1		

$$K_A = B'$$

A \ BC				
	00	01	11	10
0		1	X	X
1	1		X	X

$$J_B = A \oplus C$$

A \ BC				
	00	01	11	10
0	X	X	1	1
1	X	X	1	

$$K_B = C + A'$$

A \ BC				
	00	01	11	10
0		X	X	1
1	1	X	X	1

$$J_C = B + A$$

A \ BC				
	00	01	11	10
0	X	1		X
1	X	1		X

$$K_C = B'$$

