



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING





Computer Engineering and Software Systems Program - Credit Hours Engineering Programs (iCHEP) STUDENT PORTFOLIO - Academic Year 2021/2022

UEL Module Code CESS3005	UEL Medule Name Logic Design		
ASU Course Code CSE111	ASU Course Name Computer Archite	ecture	
	Semester Fall 2021	Date of Submission 13/3/2022	

Student Name: Karim Bassel Samir Anby

Student ID (ASU): 20P6794





AIN SHAMS UNIVERSITY I-Credit Hours Engineering Programs (i.CHEP)



Course	Code:	CSE111 (Course	Name:	Logic Des	sign	Lab Project			t	Date:	13/3/2	2022
Stud Nar		Karim Bass	el Sam	ir Anby	,				Student ID: 20P6794				
]	Mastery ≥90%		Accomplished ≥75 & Adequate ≥6				uate ≥6	0 & <75%		Inadequate <60%		
	100	96 93	90	89	84 79	75	74	69	64 60) 5	59 40	20	0
	 The project performs four different operations correctly. Project simulation on Logisim submitted. Wiring was color coded and correct. Dip switches used instead of push buttons. Minimum number of gates used. Complete project documentation submitted. The project performs four different operation count different operation. Project simulation on Logisim submitted. Wiring was correct be not color coded. Dip switches used instead of push button gates used. Complete project documentation submitted. 					ntions. on but tons.	ess to operate	e of the plation on submitted was not color witches and of push number exproject mentations.	different rrectly. project a Logisim ed. ot correct coded. used sh buttons.		 The project performs less than four different operations. Some of the project simulation on Logisim were submitted. Wiring was not correct but not color coded. Push buttons used. More number of gates used. Some project documentation submitted. 		
1 st	^t marke	r Total	25 1	marks	1 st marker Signature				ossam elmunim	AS	ASU Agreed Mark 24 ma		marks
2 nd	^l Marke	r Total	<u>25 1</u>	marks_	2 nd marl	ter Sigr	ature	<u>Kyrelloss</u> Nashaat			UEL Agreed Mark 24 mark		marks
General	Comme	nts:					Gradin					ading Sc	ale
Well o	done!						quivalen 95% and h		Mark Rai		% at A 97% and 1		Grade A+
							to less t		Yes Ye	s 93	% to less t	than 97%	A
Vorg	good ke	on going!					to less t				% to less t		
Very good, keep going!							to less to to less to		1		% to less t		B+ B
							to less to to less to				% to less t % to less t		B-
							to less t				% to less t		C+
							6 to less t				% to less t		С
						50% to less than 53%				67% to less than 70% C-			
							to less t				64% to less than 67%		D+
							to less t		1	60	60% to less than 64% D Less than 60% F		
								Less than 40%					F



AIN SHAMS UNIVERSITY I-Credit Hours Engineering Programs (i.CHEP)



Report marking criteria

Course Code:	Э		C	SE11	1	Cours		<u>Log</u>	ic De	<u>sign</u>			Majo	or Ta	sk	<u>1</u>	Date: 5/1/2022		2		
Stud Nam			Fady Fady Fouad Student ID: 2									<u>20F</u>	<u>20P7341</u>								
Stud Nam			<u>M</u> :	Matthew Sherif Shalaby Student ID: 20P) <u>P6785</u>							
Stud Nam			Ká	arim	Bas	sel S	amir	•							Stude ID:	ent	<u>20F</u>	20P6794			
Stud Nam			<u>Sł</u>	nady	Ema	ad Sa	bry								Stude ID:	ent	<u>20F</u>	<u>0P7239</u>			
		/	4 (89	-100			B (7	6-88)			C (6	7-75)			D (6	0-66)			F (0	-59)	
	5	3	96	92	89	88	84	80	9/	75	72	69	29	99	64	62	09	59	40	20	0
Literature survey (25%)	• Critical evaluation and synthesis of relevant issues and materials				es	Critical evaluation of relevant issues and materials			Accurate description of main relevant issues			ev de	 Limited evaluation and description of main issues 			Insufficient and largely irrelevant material					
Liter																					
Research Objectives (25%)	 	res pro wel res	earc blem	n with ucture h		Complete set of research objectives			Limited research objectives			 Poorly defined objectives 			ed	Research problem lacking clear objectives					
Research Methodology (25%)					Clear and relevant research methodology missing few components			Clear research methodology missing several components			Inappropriate research methodology			,	Lack of clear research methodology						
• Excellent analysis of conclusions complete relevant conclusions				res so	Good analysis of results missing some minor conclusions			Normal analysis of results missing some basic conclusions			 Incomplete analysis or results with some conclusions 				Missing proper analysis or results and no conclusions at all						
Ana																					




1 st marker Total	1 st marker Signature	ASU Agreed Mark	
2 nd Marker Total	2 nd marker Signature	UEL Agreed Mark	



General Comments:		UEL Grading System	Agreed	ASU Grading Sca	le	
		% equivalent at UEL	Mark Range	% at ASU	Grade	
		95% and higher		97% and higher	A+	
		82% to less than 95%		93% to less than 97%	Α	
	Ħ	70% to less than 82%		89% to less than 93%	A-	
		66% to less than 70%		84% to less than 89%	B+	
		63% to less than 66%		80% to less than 84%	В	
		60% to less than 63%		76% to less than 80%	B-	
		56% to less than 60%		73% to less than 76%	C+	
		53% to less than 56%		70% to less than 73%	С	
		50% to less than 53%		67% to less than 70%	C-	
	۱ſ	45% to less than 50%		64% to less than 67%	D+	
		40% to less than 45%		60% to less than 64%	D	
		Less than 40%		Less than 60%	F	





Logic Design

Major Task

CSE 111

Members

Fady Fady Fouad 20P7341 Matthew Sherif Shalaby 20P6785 Karim Bassel Samir 20P6794 Shady Emad Sabry 20P7239



Phase 1:

The purpose of the circuit shown in Fig. 1 is to display the pressed key of the keypad on 7-segment. Design the combinational circuit (DM) shown in Fig. 1. This circuit has input from the standard 4x4 keypad, and its output will feed the BCD- to-7 segment decoder.

Hardware used

push button (16)

resistor (23)

7447 decoder

7 segment display

7432 (2-input or) (9)


P1	P2	P3	P4	P5	P6	P7	P8	P9
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0
0	0	0	0	1	0	0	0	0
0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	1




For getting output E on 7 segment :


1	0	0	0	0	0
0	1	0	0	0	0
0	0	1	0	0	0
0	0	0	1	0	0
0	0	0	0	1	0
0	0	0	0	0	1
































Phase 2:

Refer to Fig. 2; Design a sequential circuit with X-type flip-flops and logic gates to count the sequence: 1, 6, A1, A2, A3, A4, A5, back to 1, and repeat; then display it on 7-segment. Where A1, A2, A3, A4, and A5 are defined, for example, as follows:


Hardware used

555 clock
Capacitor 10nF
Capacitor 10uF
Resistor 68k ohms
Resistor 8.2 k ohm
AND gate 7408
XOR gate 7486
OR gate 7432
2 jk flip flops 7476
Anodic 7 segment display
7447 decoder




	JK flip / flop Truth Table													
Pres	sent S	tate	Ne	xt Sta	ate	Flip Flop Inputs								
A	В	С	A	В	С	JA	KA	J _B	Кв	Jc	Kc			
0	0	0	1	0	0	1	X	0	X	0	X			
0	0	1	1	1	0	1	X	1	X	X	1			
0	1	0	0	0	1	0	X	X	1	1	X			
0	1	1	0	0	1	0	X	X	1	X	0			
1	0	0	0	1	1	X	1	1	X	1	X			
1	0	1	0	0	0	X	1	0	X	X	1			
1	1	0	1	1	1	X	0	X	0	1	X			
1	1	1	1	0	1	X	0	X	1	X	0			





JA = B'



JB - AOC

