



Full step



half step






Vector table

1 →

ISR timer
ADC
SPI



→ INT vecto

Function

ISR

Callable

Not

i/p


no. i/p


return


No return

SW Context switching

HW Context







gliding



Falling

