

CS433 Modern Architectures

Video 2

The machine cycle

This video is the copyright of Maynooth University and may not be copied, or reposted.

Created for streaming using Panopto within MU Moodle only.



Topic 1.1: Moore's Law


"The number of transistors that can be put on a given area of Silicon doubles (roughly) every two years"



Moore's Law – The number of transistors on integrated circuit chips (1971-2018)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.





Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count) The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are

linked to Moore's law.

500,000

100,000

50,000

10,000 5,000


1,000

4040

1971

TMS_1000

3000 Transistors



ARM700

You should check and validate information presented by experiment and analysis. This will be a common theme of the module.

Similar calculations for "Covid 19 R value"

 $Ln(5.6x10^9)-Ln(3x10^3)$ $M_c = e^{i}$


> Growth per year = 1.388

 $2 = (1)1.388^{Y_d}$ (Time to increase x2)

 $Ln(2) = Y_d Ln(1.388)$


 $Y_d = 2.11$ Doubling time (years)

worked well so far...



OS Technology


Not everything is advancing as quickly as the CPU....



How do we maintain the overall growth in speed when some technologies become a constraint on the system?








Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

FLOPS

are units of measure for the numerical computing performance



How do you go fast?

1: Up the clock rate

2: Improve the cooling

3: Reduce the dissipation – lower voltages

4: Do things in parallel

5: Algorithmic changes such as quick search or FFT

1 bricklayer can build a wall in 3 days, but 3 three bricklayers can't build a wall in 1 day (because the cement needs time to set between courses).

Data dependences can affect parallel operation.

FLOP is defined as either an addition or multiplication of single (32 bit) or double (64 bit) precision numbers in conformance with the IEEE 754 standard.

GPU GTX980 4.6 TFlop/s, Processor i7-5930 336 GFlop/s,

4 6x10 ¹² /336x10 ⁹ =13 7	(GPU is faster, note in bot	h cases sneeds in r	ractice are lower)
\mathbf{I}	(OI O IS TASLET, HOLE III DOL	II Cases speeds III p	Jiactice are lower.

Prefix	Symbol(s)	Power of 10	Power of 2	
kilo- k or K **		10 ³	2 ¹⁰	
mega-	М	10 ⁶	2 ²⁰	
giga-	G	10 ⁹	2 ³⁰	
tera- T		10 ¹²	2 ⁴⁰	
peta- P		10 ¹⁵	2 ⁵⁰	
exa-	Е	1018*	2 ⁶⁰	
zetta- Z		1021*	2 ⁷⁰	
yotta- Y		1024 *	285	

** $k = 10^3$ and $K = 2^{10}$

MIPS

Instructions per second (IPS) is a measure of a computer's processor speed. For CISC computers different instructions take different amounts of time, so the value measured depends on the instruction mix; even for comparing processors in the same family the IPS measurement can be problematic. Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches and no cache contention, whereas realistic workloads typically lead to significantly lower IPS values.

```
avxTest:
        00007FF6974C1D80 55
                                               push
                                                            rbp
       00007FF6974C1D81 48 8B EC
                                                            rbp,rsp
                                                mov
        loop1:
                                                            vmm0, vmmword ptr [rcx+r8*4]
        00007FF6974C1D84 C4 A1 7C 10 04 81
                                               vmovups
Instructions
                                                            ymm1,ymm0,ymm0
        00007FF6974C1D8A C5 FC 59 C8
                                               vmulps
                                               vmulps
                                                            ymm2,ymm1,ymm0
        00007FF6974C1D8E C5 F4 59 D0
                                               vaddps
                                                            ymm0,ymm0,ymm1
        00007FF6974C1D92 C5 FC 58 C1
        00007FF6974C1D96 C5 FC 58 C2
                                               vaddps
                                                            ymm0,ymm0,ymm2
                                                            ymmword ptr [rdx+r8*4],ymm0
        00007FF6974C1D9A C4 A1 7C 11 04 82
                                               vmovups
                                                            r8,8
        00007FF6974C1DA0 49 83 E8 08
                                               sub
                                               jge
                                                            loop1 (07FF6974C1D84h)
        00007FF6974C1DA4 7D DE
                                               vzeroall
        00007FF6974C1DA6 C5 FC 77
        00007FF6974C1DA9 C9
                                               leave
        00007FF6974C1DAA C3
                                               ret
```

```
i7 – 3770K – 106,924 MIPS
```

This processor can do 32x 32 bit (1024 bits) floating point calculations per instruction cycle.


4 cores (8 threads) each core can manage a 256 bit register (e.g. ymm0) 4x256=1024.


So 32 floating numbers per instruction cycle across 4 cores, 32(float calculations)x $1.06924x10^{11}$ (IPS) = 3,420 G-flops over estimate


(153.5 Gflops reported => 1.43 flops / ips)


Topic 1.2: Types of computer


There are many ways that we could choose to compute

















The DEC (Digital Electronic Computer) is by far the most popular


Analogue




Differentiator

An analogue signal is continuous (can have all values in a range). The signal is processed by electronics that can amplify, multiply, differentiate and integrate input signals to produce an output. Projectile motion can be simulated using a circuit that responds in the same way as the differential equation describing the motion .

Digital




A digital signal is discrete (can have one of two values in a range). Digital logic can use 0 volts to represent 0 in binary and say 5 volts to represent 1 in binary. Digital circuits to process the 1 or 0 information are much easier to build as they only need to switch between two values rather have an output that is continuous and accurate over a range.



Types of computer


Harvard



Arizona PIC Microcontroller
Instruction Data Assembly language
5A 01 movlw B'00000001'; w=1
4F 03 movwf PORTB; Port B=w

Memory and data buses to store instructions (operators) is separate to the memory used for data (operands).

Von Neumann



Instruction and Data

B0 00

B8 02 38

Assembly language mov al,0

mov ax,568

There is only one memory used for both data and instructions. Looking at bytes in memory it would difficult to tell with certainty which stores code and which stores data.



John von Neumann 1903 –1957




Arizona PIC - Harvard



Even though the x86 processor is von Neumann, internally it can split data and instruction pipelines to speed things up (essentially Harvard in nature)

x86 Assembly language

Organisation of a von Neumann digital electronic computer







Topic 1.3: Lift the lid on a computer



PC Mother Board







Topic 1.4: The ALU (EU)

The ALU (Arithmetic Logic Unit) in the 8086 can ADD, Subtract, AND, OR, XOR, increment, decrement, complement and shift 16-bit binary numbers.

Add: Ouptut=A+B

Subtract: Output=A-B

Exor: Output=A⊕B

AND: Output=A.B

OR: Output=A+B

Pass: Output=A


Complement: Output=A

Set: Output=1

Shift Left Output=A*2

Shift Right Output=A/2

MUX: Multiplexer




Inputs A and B are operated on by all the functions available in parallel.

The multiplexer connects the ALU output to the desired function.

<u>S0</u>	S1	Output
0	0	A&B
0	1	AORB
1	O_	A⊕B
1		A+B


Two bit ALU







Multiplexers


The Control line C selects which input is routed to the output.





Adders





Note: The half adder can not take carry in bits.

Combining two half adders creates a full adder capable of accepting carry in.


4 Bit Adder/Subtract

Twos Complement of B is generated when AS line is low.


Adding twos complement of a number gives the same result as subtracting the number.

When Add is high B is unchanged and the carry in bit to the first full adder is zero. The result is normal addition.

AB	<u>A⊕ B</u>	
0 0	0	
0 1	1	
1 0	1	
1 1	0	



Topic 1.5: Registers = latches = D Type Flip Flop




Latch becomes a Register

- The CPU contains a number of internal memory locations made of D type latches.
- Each memory location contains a binary number.
- The locations have a name and have a specific purpose.
- They affect the operation of the hardware.
- They can be 8, 16, 32, 64, 128 or more bits.
- Each register is designed for a specific purpose.

Examples include

Accumulator: Stores running total of a calculation

Instruction pointer: Address of the line of code being executed




Information (a binary number) is transferred (stored) to the output on next rising edge of the clock.

Topic 1.6: A Simple Calculator


Most Microprocessors have a special register that stores the result of the calculations executed by the ALU, this register is known as the accumulator. The result of a calculation can also be sent to the stack, other registers or even machine memory.


Using the contents of the accumulator as the input to the ALU creates a device that can do complex calculations.



ALU Instruction set

Assembly	Machine code	Accumulator
MOV A, 3	S=0, $B=3$	A=0011b=3
XOR A,15	S=3, $B=15$	A=1100b=12
ADD A,1	S=4, $B=1$	A=1101b=13=-3 TC
ADD A,5	S=4, $B=5$	A=0010b=2






Assembly Machine code Accumulator MOV A, 3 S=0, B=3 A=0011b=3 XOR A,15 S=3, B=15 A=1100b=12 ADD A,1 S=4, B=1 A=1101b=13=-3 TC ADD A,5 S=4, B=5 A=0010b=2

ALU Instruction set

S(Hex)	S2	S1	S0	Function
0	0	0	0	MOV A,N
1	0	0	1	AND A,B
2	0	1	0	OR A,B
3	0	1	1	XOR A,B
4	1	0	0	ADD A,B
5	1	0	1	Shift R, A
6	1	1	0	Shift L, A
7	1	1	1	NOP



ADD A,5

memory and


presented to the ALU.

Assembly Machine code Accumulator MOV A, 3 S=0, B=3 A=0011b=3 XOR A,15 S=3, B=15 A=1100b=12 ADD A,1 S=4, B=1 A=1101b=13=-3 TC

S=4, B=5

ALU Instruction set

S(Hex)	S2	S1	S0	Function
0	0	0	0	MOV A,N
1	0	0	1	AND A,B
2	0	1	0	OR A,B
3	0	1	1	XOR A,B
4	1	0	0	ADD A,B
5	1	0	1	Shift R, A
6	1	1	0	Shift L, A
7	1	1	1	NOP



A=0010b=2






Assembly Machine code Accumulator MOV A, 3 S=0, B=3 A=0011b=3 XOR A,15 S=3, B=15 A=1100b=12 ADD A,1 S=4, B=1 A=1101b=13=-3 TC ADD A,5 S=4, B=5 A=0010b=2

ALU Instruction set

S(Hex)	S2	S1	S0	Function
0	0	0	0	MOV A,N
1	0	0	1	AND A,B
2	0	1	0	OR A,B
3	0	1	1	XOR A,B
4	1	0	0	ADD A,B
5	1	0	1	Shift R, A
6	1	1	0	Shift L, A
7	1	1	1	NOP




Accumulator



And so on...


Extending the calculator to become a simple microprocessor

code.



Circuit not complete, however it does convey the concept


ZX81 Based Microcomputer




As straightforward as it gets, similar features to a PC.

They are all DEC (Digital Electronic Computers)







Topic 1.7: The machine cycle - Z80A Microprocessor example



Package



Die



Circuit diagram symbol

Transistor Count: 8,500

Date: 1976

Manufacturer: Zilog

Feature Size: 4 µm

Area: 18 mm²

Clock Frequency: up to 20 MHz

Registers: 208 bits (6 x 8-bit)

Buses

Address bus: Output from uP, used to address or "wake up" a device.

Data bus: Bidirectional bus, carries data between CPU and Device.

Control bus: Synchronises the data transfer between devices.

Z80 Architecture





Figure 2. Z80 CPU Register Configuration



Z80 contains

Control unit: this controls the operation of the CPU through the fetch, decode, execute, read, and write phases.


Buses: data bus, address bus, and control bus.


Register bank: containing data and address registers

ALU: evaluation of logical and arithmetic operations



Z80A Instruction Cycle





Example instruction cycle (memory-to-memory operation):

- M1=opcode fetch and decode (4 clock cycles)
- M2=memory read (3 clock cycles)
- M3=memory write (3 clock cycles)
- Note: this instruction takes 10 clock cycles

0x22 = 34 decimal So d6 opcode for sub

0x92= 146 decimal So 26 opcode for LD H,

"LD H, = Load H with the value..."

Instruction Fetch


e.g. 26 "LD H," loaded in here


Fetch causes the first byte to be read this is the opcode.

This sometimes the only byte read from memory.

e.g. nop no operation inc a increase a

- The control section simultaneously:
 - Sends the Program Counter (Instruction Pointer) to the address bus
 - Sends a memory read to the control bus
- 2. The external memory responds by placing the byte (instruction) at that address on the Data Bus
- 3. Which is loaded, via the input buffers and the Internal Data Bus, into the Instruction Register






The decoder generates and supplies the control signals.

Get processor ready to read or write data from or to specific registers.

Sets up the ALU.




Read Cycle



- 146- load value from second instruction byte into H
- Control section:
 - Places the value on data bus (146) into H
 - Puts a read request on the control bus for external memory
 - The external memory places the value at this address on the data bus
 - The H register is selected to load a new value from the data bus



Write Cycle



- Write B, (IY)
- Control Section:
 - Places the value in selected address register (IY) onto the internal address bus
 - Selects the B register to put its value on the internal data bus
 - Puts a write request on the control bus for external memory
 - The external memory stores the value from the data bus to this address



Machine cycle

There are many different descriptions of the machine cycle.

Typically they all follow the "fetch", "decode", "execute" sequence.

Each step requires one (or more) clock cycles to complete.

On a floating point processor the sequence is "Check if zero", "Shift significand", "Add", "Normalize" (CSAN)

