

SPADMIC active matrix-top architecture

Current CSR/I2C, R/Y/B event, correlated packet, matrix configuration, and DDR16 data paths.
TOP/rtl/spadmic_top_matrix_v1.sv + TOP/docs/01_ACTIVE_ARCHITECTURE.md

SPADMIC active matrix-top architecture

