


SPADMIC top conceptual floorplan schematic

Professional chip-level page with grouped I/O pads, black-box SPAD matrix, black-box PLL, and the active shared-bus architecture.
TOP/rtl/spadmic_top_v1.sv + TOP/docs/01_ACTIVE_ARCHITECTURE.md

SPADMIC top chip - conceptual floorplan schematic



Technical note

The SPAD matrix and PLL are shown as black-box macros for chip-level communication clarity. The active RTL still treats clocks and matrix outputs as top-level interfaces. Three preserved TDC kernels stay local until acquisition-record export.