

ARM Microcontroller Based Programming

Lecture 1

Introduction to ARM Processor

This material is developed by IMTSchool for educational use only All copyrights are reserved



History



1990

ARM was formed in as Advanced RISC Machines Ltd., a joint venture of Apple Computer, Acorn Computer Group, and VLSI Technology.

<u> 1991</u>

ARM introduced the ARM6 processor family to meet Apple requirement for its product "Personal Digital Assistant" called Newton.

Unfortunately, the Newton was not a great success and so *Robin Saxby*, ARM's CEO, decided to grow the business by pursuing what we now call intellectual property "IP" business model.

The ARM processor was licensed to many semiconductor companies for an upfront license fee and then royalties on production silicon. This effectively incentivized ARM to help its partner get to high volume shipments as quickly as possible.



History



1993

Nokia approached **TI** to produce a chipset for an upcoming GSM mobile phone and TI proposed an ARM7 based system to meet Nokia's performance and power requirements. Unfortunately Nokia rejected the proposal!

ARM came up with a radical idea to create a subset of the ARM instruction set that required just 16 bits per instruction. This improved the code density by about 35% and brought the memory footprint down to a size comparable with 16 bit microcontrollers.

The first ARM-powered GSM phone was the hugely popular *Nokia6110* and the *ARM7TDMI*.





History



1997

ARM had grown to become a £27m business with a net income of £3m! ARM then decided to build software-based systems on a single chip, the so-called system-on-chip, or SoC.

2001

ARM9 was announced. It was fully synthesizable with a 5 stage pipeline and a proper MMU, as well as hardware support for Java acceleration and some DSP extension.

<u>2002</u>

ARM11 families had extended the capability of the ARM architecture in the direction of higher performance with the introduction of multi-processing, SIMD multimedia instructions, DSP capability, Java acceleration etc



History

ARM°CORTEX°

Processor Technology

<u>2005</u>

The ARM Cortex ...!

Cortex - A

Application Processors for full OS and Open Application Platforms



Cortex - R

Embedded Processors for real time signal processing and control applications

Cortex - M


Microcontroller Oriented Processors







ARM Processor Roadmap






ARM Sílicon Partners






ARM Major Characterístics






General Processor Architecture






Von Numann Vs Harvard Architecture

1- Von Numann



- Simple in Design
- The code is executed serially

2- Harvard Architecture



- Complex in design
- The code is executed in parallel



Bus Architecture


Note: Bus Definition

Bus is not just a group of wires, a bus is a communication system that transfers data between components inside the processor, or between processor and peripherals. This expression covers all related *hardware components* (wire, optical fiber, etc.) and *software*, including *communication protocols*.

Example:

PCI Bus

Peripheral Component Interconnect






ARM Bus Architecture

AMBA Bus

Advanced Microcontroller Bus Architecture

Open standard, on-chip interconnect specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs. It was introduced by ARM in 1996 and currently it includes some protocols that considered as *de facto standard* for embedded processors because they are well documented and can be used without royalties.





AHB VS APB

AHB

stands for *Advanced High Performance Bus*

- High Performance
- Full Duplex
- Support Pipelining
- MultiMaster operation
- Complex in design


APB

stands for *Advanced Peripheral Bus*

- Low Power
- No Pipelining
- Simple in design
- Used for connecting peripherals




ST Product lines





STM32F103 Family


Flash memory size / RAM size (bytes)






STM32F103C8 Specifications

Core	ARM Cortex-M3
Max Operating Frequency	72 MHz
Flash Memory Size	64 KB
RAM Size	20 KB
Timers	4 x 16 Bit Timers 2 x WDT 24-Bit Down Counter RTC
ADC Converter	10 x 12 Bit Channels
GPIO	32 High Current
I2C Bus	2 Channels
SPI Bus	2 Channels
USART Bus	3 Channels
CAN Bus	1 Channel
Operating Voltage	2 to 3.6 Voltage
Operating Temperature	- 40 to 105 Degree C






Development Kít





Processor Architecture





Memory Map

		_		_
0xE00FF000	ROM table	_\		0xFFFFFFF
0xE00FEFFF	External private peripheral bus		Vendor specific	
0xE0042000	External private periprieral bus		Vendor specific	
0xE0041000	ETM			0xE0100000
0xE0040000	TPIU		Private peripheral bus:	0xE00FFFFF
			Debug/external	0xE0040000
0xE003FFFF	Reserved		Private peripheral bus:	0xE003FFFF
0xE000F000	Heserved		Internal	0xE0000000
0xE000E000	NVIC			0xDFFFFFFF
0xE000DFFF	Reserved	7		
0xE0003000	neserveu	/	External device	
0xE0002000	FPB		External device	
0xE0001000	DWT	\Box /		
0xE0000000	ITM		1 GB	0xA0000000
				0x9FFFFFF
		_		
0x43FFFFFF		\	External RAM	
	Bit-band alias	\	External Form	
	Dit-band anas	\		
0x42000000	32 MB	\	1 GB	0x60000000
0x41FFFFFF		\		0x5FFFFFF
0x40100000	31 MB		Peripherals	
	Bit-band region	\	renprierais	
0x40000000	1 MB		0.5 GB	0x40000000
				0x3FFFFFF
		_	SRAM	
0x23FFFFFF			O LAW	
	Bit-band alias		0.5 GB	0x20000000
	Dit-band anas	/		0x1FFFFFF
0x22000000	32 MB	/	Code	
0x21FFFFFF		/	0000	
0x20100000	31 MB	/	0.5 GB	0x00000000
	Bit-band region	1/		
0x20000000	1 MB	_/		



Bus Connections

Boundary address	Peripheral	Bus
0x4002 3000 - 0x4002 33FF	CRC	
0x4002 2400 - 0x4002 2FFF	Reserved	
0x4002 2000 - 0x4002 23FF	Flash memory interface	
0x4002 1400 - 0x4002 1FFF	Reserved	AHB
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC	
0x4002 0400 - 0x4002 0FFF	Reserved	
0x4002 0000 - 0x4002 03FF	DMA1]
0x4001 4C00 - 0x4001 FFFF	Reserved	
0x4001 4800 - 0x4001 4BFF	TIM17 timer]
0x4001 4400 - 0x4001 47FF	TIM16 timer	
0x4001 4000 - 0x4001 43FF	TIM15 timer]
0x4001 3C00 - 0x4001 3FFF	Reserved	1
0x4001 3800 - 0x4001 3BFF	USART1	1
0x4001 3400 - 0x4001 37FF	Reserved]
0x4001 3000 - 0x4001 33FF	SPI1]
0x4001 2C00 - 0x4001 2FFF	TIM1 timer]
0x4001 2800 - 0x4001 2BFF	Reserved	APB2
0x4001 2400 - 0x4001 27FF	ADC1	1
0x4001 1C00 - 0x4001 23FF	Reserved	1
0x4001 1800 - 0x4001 1BFF	GPIO Port E	1
0x4001 1400 - 0x4001 17FF	GPIO Port D]
0x4001 1000 - 0x4001 13FF	GPIO Port C]
0x4001 0C00 - 0x4001 0FFF	GPIO Port B]
0x4001 0800 - 0x4001 0BFF	GPIO Port A	
0x4001 0400 - 0x4001 07FF	EXTI	
0x4001 0000 - 0x4001 03FF	AFIO	

Boundary address	Peripheral	Bus
0x4000 7C00 - 0x4000 FFFF	Reserved	
0x4000 7800 - 0x4000 7BFF	CEC]]
0x4000 7400 - 0x4000 77FF	DAC]]
0x4000 7000 - 0x4000 73FF	Power control PWR	1 1
0x4000 6C00 - 0x4000 6FFF	Backup registers (BKP)]]
0x4000 5C00 - 0x4000 6BFF	Reserved	1 1
0x4000 5800 - 0x4000 5BFF	I2C2	1 1
0x4000 5400 - 0x4000 57FF	I2C1	1 1
0x4000 4C00 - 0x4000 53FF	Reserved	1 1
0x4000 4800 - 0x4000 4BFF	USART3	1 1
0x4000 4400 - 0x4000 47FF	USART2	1 1
0x4000 3C00 - 0x4000 3FFF	Reserved	APB1
0x4000 3800 - 0x4000 3BFF	SPI2	AFBI
0x4000 3400 - 0x4000 37FF	Reserved	1 1
0x4000 3000 - 0x4000 33FF	Independent watchdog (IWDG)	1 1
0x4000 2C00 - 0x4000 2FFF	Window watchdog (WWDG)	1 1
0x4000 2800 - 0x4000 2BFF	RTC	1 1
0x4000 1800 - 0x4000 27FF	Reserved	1 1
0x4000 1400 - 0x4000 17FF	TIM7 timer	1 1
0x4000 1000 - 0x4000 13FF	TIM6 timer	1 1
0x4000 0C00 - 0x4000 0FFF	Reserved	1 1
0x4000 0800 - 0x4000 0BFF	TIM4 timer]
0x4000 0400 - 0x4000 07FF	TIM3 timer] [
0x4000 0000 - 0x4000 03FF	TIM2 timer	1 1





www.imtschool.com



ww.facebook.com/imaketechnologyschool/

This material is developed by IMTSchool for educational use only All copyrights are reserved