
# **DSP48A1-Spartan6 Project**

By

Karim Yehia

#### **DSP Schematic:**



#### RTL Code:

#### Register Mux Building Block:

```
1 module reg_mux(clk, clk_enable, s, d, rst, out);
   parameter N = 1, RSTTYPE = "SYNC";
   input clk, clk_enable, rst, s;
   input [N-1:0] d;
    output [N-1:0] out;
    reg [N-1:0] out_reg;
    generate
        if(RSTTYPE == "SYNC") begin
            always @(posedge clk) begin
11
12
                 if(rst)
13
                     out_reg <= 0;
                 else if(clk_enable)
                     out_reg <= d;
15
                end
17
        end
18
        else if(RSTTYPE == "ASYNC") begin
19
          always @(posedge clk or posedge rst) begin
21
                if(rst)
22
                     out_reg <= 0;
23
                 else if(clk enable)
24
                     out reg <= d;
25
            end
        end
    endgenerate
    assign out = s ? out_reg : d;
    endmodule
```

#### DSP48A!:

```
parameter RSTTYPE = "SYNC"; // valid values are "SYNC" & "ASYNC" input [17:0] A, B, D, BGIN; input [47:0] C, PCIN; input [7:0] OPMODE; input CLK, CARRYIN, RSTA, RSTB, RSTC, RSTM, RSTP, RSTD, RSTCARRYIN, RSTOPMODE; input CEA, CEB, CEC, CEM, CEP, CED, CECARRYIN, CEOPMODE; output [17:0] BCOUT; output [47:0] PCOUT, P; output [49:0] PCOUT, CARRYOUT, CARRYOUT;
wire [17:0] d_reg_out;
reg_mux #(.N(18), .RSTTYPE(RSTTYPE)) D_REGISTER(CLK, CED, DREG, D, RSTD, d_reg_out);
wire [17:0] b0_reg_in;
wire [17:0] b0_reg_out;
assign b0_reg_in = (B_INPUT == "DIRECT") ? B : BCIN;
reg_mux #(.N(18), .RSTTYPE(RSTTYPE)) B0_REGISTER(CLK, CEB, B0REG, b0_reg_in, RSTB, b0_reg_out);
wire [17:0] a0_reg_out;
reg_mux #(.N(18), .RSTTYPE(RSTTYPE)) A0_REGISTER(CLK, CEA, A0REG, A, RSTA, a0_reg_out);
wire [47:0] c_reg_out;
reg_mux #(.N(48), .RSTTYPE(RSTTYPE)) C_REGISTER(CLK, CEC, CREG, C, RSTC, c_reg_out);
wire op6_out;
reg_mux #(.N(1), .RSTTYPE(RSTTYPE)) OP6_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[6], RSTOPMODE, op6_out);
 wire op4_out;
reg_mux #(.N(1), .RSTTYPE(RSTTYPE)) OP4_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[4], RSTOPMODE, op4_out);
 wire op5_out;
reg_mux #(.N(1), .RSTTYPE(RSTTYPE)) OP5_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[5], RSTOPMODE, op5_out);
wire op7_out;
reg_mux #(.N(1), .RSTTYPE(RSTTYPE)) OP7_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[7], RSTOPMODE, op7_out);
wire [1:0] op1to0_out;
reg_mux #(.N(2), .RSTTYPE(RSTTYPE)) OP1TO0_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[1:0], RSTOPMODE, op1to0_out);
wire [1:0] op3to2_out;
reg_mux #(.N(2), .RSTTYPE(RSTTYPE)) OP3TO2_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[3:2], RSTOPMODE, op3to2_out);
wire [17:0] pre_add_substract;
assign pre_add_substract = (op6_out) ? (d_reg_out - b0_reg_out) : (d_reg_out + b0_reg_out);
wire [17:0] b1_reg_in;
assign b1_reg_in = (op4_out) ? (pre_add_substract) : (b0_reg_out);
wire [17:0] b1_reg_out;
reg_mux #(.N(18), .RSTTYPE(RSTTYPE)) B1_REGISTER(CLK, CEB, B1REG, b1_reg_in, RSTB, b1_reg_out);
wire [17:0] al_reg_out;
reg_mux #(.N(18), .RSTTYPE(RSTTYPE)) Al_REGISTER(CLK, CEA, A1REG, a0_reg_out, RSTA, a1_reg_out);
 assign BCOUT = b1_reg_out;
wire [35:0] m_reg_in, m_reg_out;
assign m_reg_in = al_reg_out * bt_reg_out;
reg_mux #(.N(36), .RSTTYPE(RSTTYPE)) M_REGISTER(CLK, CEM, MREG, m_reg_in, RSTM, m_reg_out);
assign M = m_reg_out;
wire cyi_in, CIN;
assign cyi_in = (CARRYINSEL == "OPMODES") ? op5_out : CARRYIN;
reg_mux #(.N(1), .RSTTYPE(RSTTYPE)) CYI_REGISTER(CLK, CECARRYIN, CARRYINREG, cyi_in, RSTCARRYIN, CIN);
wire cyo_in;
assign {cyo_in, post_add_sub_out} = (op7_out) ? (Z - (X + CIN)) : (Z + X + CIN);
 reg_mux #(.N(48), .RSTTYPE(RSTTYPE)) P_REGISTER(CLK, CEP, PREG, post_add_sub_out, RSTP, P);
reg_mux #(.N(1), .RSTTYPE(RSTTYPE)) CYO_REGISTER(CLK, CECARRYIN, CARRYOUTREG, cyo_in, RSTCARRYIN, CARRYOUT); assign CARRYOUTF = CARRYOUT;
```

#### Testbench:

```
reg [17:0] A, B, D, BCIN;
reg [47:0] C, PCIN;
reg [7:0] OPMODE;
reg CLK, CARRYIN, RSTA, RSTB, RSTC, RSTM, RSTP, RSTD, RSTCARRYIN, RSTOPMODE;
wire [17:0] BCOUT;
wire [47:0] PCOUT, P;
wire [35:0] M;
DSP48A1 dut(A, B, D, C, CLK, CARRYIN, OPMODE, BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD,
    CLK = 0:
    A = $random; B = $random; D = $random; BCIN = $random;
    C = $random; PCIN = $random;
    OPMODE = $random;
    CEA = $random; CEB = $random; CEC = $random; CEM = $random; CEP = $random; CED = $random;
    CECARRYIN = $random; CEOPMODE = $random; CARRYIN = $random;
    @(negedge CLK);
    RSTA = 0; RSTB = 0; RSTC = 0; RSTCARRYIN = 0; RSTM = 0; RSTP = 0; RSTD = 0; RSTD PMODE = 0;
    A = 20; B = 10; C = 350; D = 25;
    BCIN = $random; PCIN = $random; CARRYIN = $random;
    repeat(4) @(negedge CLK);
      $display("Error"):
      $stop;
    OPMODE = 8'b00010000;
    repeat(3) @(negedge CLK);
    if((BCOUT != 18'h23) || (M != 36'h2bc) || (P != 0) || (CARRYOUT != 0)) begin
      $display("Error");
      $stop;
    OPMODE = 8'b00001010;
     repeat(3) @(negedge CLK);
    if((BCOUT != 18'ha) || (M != 36'hc8) || (P != PCOUT) || (CARRYOUT != CARRYOUTF)) begin
      $display("Error");
      $stop;
     //path4 test
    OPMODE = 8'b10100111;
    A = 5; B = 6; C = 350; D = 25; PCIN = 3000;
    repeat(3) @(negedge CLK);
    if((BCOUT != 18'h6) || (M != 36'h1e) || (P != 48'hfe6fffec0bb1) || (CARRYOUT != 1)) begin
      $display("Error");
      $stop;
    $stop;
```

#### Do File:

```
run_tb.do

1 vlib work

2 vlog reg_mux.v dsp48a1.v dsp48a1_tb.v


3 vsim -voptargs=+acc work.dsp_unit_tb


4 add wave *

5 run -all


6 #quit -sim
```

### Waveform:







#### Lint: (No Errors or Critical Warnings):



# Elaborated Schematic:



# Synthesis Schematic:



### Synthesis Timing Report:

#### **Design Timing Summary**

Worst Negative Slack (WNS):	5.168 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	87	Total Number of Endpoints:	87	Total Number of Endpoints:	162

### Synthesis Utilization Report:

^					
Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
∨ N DSP48A1	230	160	1	327	1
■ A1_REGISTER (reg_m	0	18	0	0	0
■ B1_REGISTER (reg_m	1	18	0	0	0
C_REGISTER (reg_m	0	48	0	0	0
CYI_REGISTER (reg	1	1	0	0	0
CYO_REGISTER (reg	0	1	0	0	0
■ D_REGISTER (reg_m	16	18	0	0	0
■ OP1TO0_REGISTER (r	145	2	0	0	0
■ OP3TO2_REGISTER (r	48	2	0	0	0
■ OP4_REGISTER (reg	2	1	0	0	0
■ OP5_REGISTER (reg	0	1	0	0	0
■ OP6_REGISTER (reg	17	1	0	0	0
OP7_REGISTER (reg	0	1	0	0	0
▼ P_REGISTER (reg_mu	0	48	0	0	0

# Implementation Timing Report:


#### Design Timing Summary




# Implementation Utilization Report:

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)	
∨ N DSP48A1	229	179	103	229	51	1	327	1	
A1_REGISTER (reg_m	0	18	7	0	0	0	0	0	
■ B1_REGISTER (reg_m	0	36	12	0	0	0	0	0	
C_REGISTER (reg_m	0	48	17	0	0	0	0	0	
CYI_REGISTER (reg	1	1	1	1	1	0	0	0	
CYO_REGISTER (reg	0	2	2	0	0	0	0	0	
■ D_REGISTER (reg_m	0	18	10	0	0	0	0	0	
■ OP1T00_REGISTER (r	97	2	34	97	0	0	0	0	
■ OP3TO2_REGISTER (r	96	2	31	96	0	0	0	0	
■ OP4_REGISTER (reg	18	1	8	18	0	0	0	0	
■ OP5_REGISTER (reg	0	1	1	0	0	0	0	0	
■ OP6_REGISTER (reg	17	1	6	17	0	0	0	0	
OP7_REGISTER (reg	0	1	1	0	0	0	0	0	
P_REGISTER (reg_mu	0	48	12	0	0	0	0	0	

# Device:



#### Messages (No Critical Warnings or Errors):



#### Constraint File:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports [CLK]]]
```