


# **DSP48A1-Spartan6 Project**

**By**

*Karim Yehia*

## DSP Schematic:



RTL Code:

Register Mux Building Block:

```
1  module reg_mux(clk, clk_enable, s, d, rst, out);
2  parameter N = 1, RSTTYPE = "SYNC";
3  input clk, clk_enable, rst, s;
4  input [N-1:0] d;
5  output [N-1:0] out;
6
7  reg [N-1:0] out_reg;
8
9  generate
10     if(RSTTYPE == "SYNC") begin
11         always @(posedge clk) begin
12             if(rst)
13                 out_reg <= 0;
14             else if(clk_enable)
15                 out_reg <= d;
16         end
17     end
18
19     else if(RSTTYPE == "ASYNC") begin
20         always @(posedge clk or posedge rst) begin
21             if(rst)
22                 out_reg <= 0;
23             else if(clk_enable)
24                 out_reg <= d;
25         end
26     end
27 endgenerate
28
29 assign out = s ? out_reg : d;
30 endmodule
```

# DSP48A!:

```
1 module DSP48A1(A, B, D, C, CLK, CARRYIN, OPMODE, BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD,
2   RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE, PCIN,
3   PCOUT, BCOUT, P, M, CARRYOUT, CARRYOUTF);
4   parameter A0REG = 0, B0REG = 0;
5   parameter A1REG = 1, B1REG = 1, CREG = 1, DREG = 1, MREG = 1, PREG = 1, CARRYINREG = 1, CARRYOUTREG = 1, OPMODEREG = 1;
6   parameter CARRYINSEL = "OPMODE5"; //valid values are "OPMODE5" & "CARRYIN"
7   parameter B_INPUT = "DIRECT"; // valid values are "DIRECT" & "CASCADE"
8   parameter RSTTYPE = "SYNC"; // valid values are "SYNC" & "ASYNCR"
9   input [17:0] A, B, D, BCIN;
10  input [47:0] C, PCIN;
11  input [7:0] OPMODE;
12  input CLK, CARRYIN, RSTA, RSTB, RSTC, RSTM, RSTP, RSTD, RSTCARRYIN, RSTOPMODE;
13  input CEA, CEB, CEC, CEM, CEP, CED, CECARRYIN, CEOPMODE;
14  output [17:0] BCOUT;
15  output [47:0] PCOUT, P;
16  output [35:0] M;
17  output CARRYOUT, CARRYOUTF;
18
19  // First Stage
20  wire [17:0] d_reg_out;
21  reg_mux #(N(18), .RSTTYPE(RSTTYPE)) D_REGISTER(CLK, CED, DREG, D, RSTD, d_reg_out);
22
23  wire [17:0] b0_reg_in;
24  wire [17:0] b0_reg_out;
25  assign b0_reg_in = (B_INPUT == "DIRECT") ? B : BCIN;
26  reg_mux #(N(18), .RSTTYPE(RSTTYPE)) B0_REGISTER(CLK, CEB, B0REG, b0_reg_in, RSTB, b0_reg_out);
27
28  wire [17:0] a0_reg_out;
29  reg_mux #(N(18), .RSTTYPE(RSTTYPE)) A0_REGISTER(CLK, CEA, A0REG, A, RSTA, a0_reg_out);
30
31  wire [47:0] c_reg_out;
32  reg_mux #(N(48), .RSTTYPE(RSTTYPE)) C_REGISTER(CLK, CEC, CREG, C, RSTC, c_reg_out);
33
34  // opcode stages
35  wire op6_out;
36  reg_mux #(N(1), .RSTTYPE(RSTTYPE)) OP6_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[6], RSTOPMODE, op6_out);
37
38  wire op4_out;
39  reg_mux #(N(1), .RSTTYPE(RSTTYPE)) OP4_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[4], RSTOPMODE, op4_out);
40
41  wire op5_out;
42  reg_mux #(N(1), .RSTTYPE(RSTTYPE)) OP5_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[5], RSTOPMODE, op5_out);
43
44  wire op7_out;
45  reg_mux #(N(1), .RSTTYPE(RSTTYPE)) OP7_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[7], RSTOPMODE, op7_out);
46
47  wire [1:0] op1to0_out;
48  reg_mux #(N(2), .RSTTYPE(RSTTYPE)) OP1TO0_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[1:0], RSTOPMODE, op1to0_out);
49
50  wire [1:0] op3to2_out;
51  reg_mux #(N(2), .RSTTYPE(RSTTYPE)) OP3TO2_REGISTER(CLK, CEOPMODE, OPMODEREG, OPMODE[3:2], RSTOPMODE, op3to2_out);
52
53  // second stage
54  wire [17:0] pre_add_subtract;
55  assign pre_add_subtract = (op6_out) ? (d_reg_out - b0_reg_out) : (d_reg_out + b0_reg_out);
56
57  wire [17:0] b1_reg_in;
58  assign b1_reg_in = (op4_out) ? (pre_add_subtract) : (b0_reg_out);
59
60  wire [17:0] b1_reg_out;
61  reg_mux #(N(18), .RSTTYPE(RSTTYPE)) B1_REGISTER(CLK, CEB, B1REG, b1_reg_in, RSTB, b1_reg_out);
62
63  wire [17:0] a1_reg_out;
64  reg_mux #(N(18), .RSTTYPE(RSTTYPE)) A1_REGISTER(CLK, CEA, A1REG, a0_reg_out, RSTA, a1_reg_out);
65
66  assign BCOUT = b1_reg_out;
67
68  wire [35:0] m_reg_in, m_reg_out;
69  assign m_reg_in = a1_reg_out * b1_reg_out;
70  reg_mux #(N(36), .RSTTYPE(RSTTYPE)) M_REGISTER(CLK, CEM, MREG, m_reg_in, RSTM, m_reg_out);
71  assign M = m_reg_out;
72
73  wire cyi_in, CIN;
74  assign cyi_in = (CARRYINSEL == "OPMODE5") ? op5_out : CARRYIN;
75  reg_mux #(N(1), .RSTTYPE(RSTTYPE)) CYI_REGISTER(CLK, CECARRYIN, CARRYINREG, cyi_in, RSTCARRYIN, CIN);
76
77  // X & Z multiplexers
78  // X mux
79  wire [47:0] X, Z;
80  assign X = (op1to0_out == 3) ? ({d_reg_out[11:0], a1_reg_out, b1_reg_out}) :
81    (op1to0_out == 2) ? (P) :
82    (op1to0_out == 1) ? ({12{1'b0}}, m_reg_out) :
83    0;
84  assign Z = (op3to2_out == 3) ? (c_reg_out) :
85    (op3to2_out == 2) ? (P) :
86    (op3to2_out == 1) ? (PCIN) :
87    0;
88  wire [47:0] post_add_sub_out;
89  wire cyo_in;
90  assign {cyo_in, post_add_sub_out} = (op7_out) ? (Z - (X + CIN)) : (Z + X + CIN);
91
92  reg_mux #(N(48), .RSTTYPE(RSTTYPE)) P_REGISTER(CLK, CEP, PREG, post_add_sub_out, RSTP, P);
93  assign PCOUT = P;
94
95  reg_mux #(N(1), .RSTTYPE(RSTTYPE)) CYO_REGISTER(CLK, CECARRYIN, CARRYOUTREG, cyo_in, RSTCARRYIN, CARRYOUT);
96  assign CARRYOUTF = CARRYOUT;
97
98  endmodule
```


## Testbench:


```
1  module dsp_unit_tb();
2  reg [17:0] A, B, D, BCIN;
3  reg [47:0] C, PCIN;
4  reg [7:0] OPMODE;
5  reg CLK, CARRYIN, RSTA, RSTB, RSTC, RSTM, RSTP, RSTD, RSTCARRYIN, RSTOPMODE;
6  reg CEA, CEB, CEC, CEM, CEP, CED, CECARRYIN, CEOPMODE;
7  wire [17:0] BCOUT;
8  wire [47:0] PCOUT, P;
9  wire [35:0] M;
10 wire CARRYOUT, CARRYOUTF;
11
12 DSP48A1 dut(A, B, D, C, CLK, CARRYIN, OPMODE, BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD,
13            RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE, PCIN,
14            PCOUT, BCOUT, P, M, CARRYOUT, CARRYOUTF);
15 initial begin
16     CLK = 0;
17     forever #1 CLK = ~CLK;
18 end
19
20 initial begin
21     RSTA = 1; RSTB = 1; RSTC = 1; RSTCARRYIN = 1; RSTM = 1; RSTP = 1; RSTD = 1; RSTOPMODE = 1;
22     A = $random; B = $random; D = $random; BCIN = $random;
23     C = $random; PCIN = $random;
24     OPMODE = $random;
25     CEA = $random; CEB = $random; CEC = $random; CEM = $random; CEP = $random; CED = $random;
26     CECARRYIN = $random; CEOPMODE = $random; CARRYIN = $random;
27     @(negedge CLK);
28     // path1 test
29     RSTA = 0; RSTB = 0; RSTC = 0; RSTCARRYIN = 0; RSTM = 0; RSTP = 0; RSTD = 0; RSTOPMODE = 0;
30     CEA = 1; CEB = 1; CEC = 1; CEM = 1; CEP = 1; CED = 1; CECARRYIN = 1; CEOPMODE = 1;
31     OPMODE = 8'b11011101;
32     A = 20; B = 10; C = 350; D = 25;
33     BCIN = $random; PCIN = $random; CARRYIN = $random;
34     repeat(4) @(negedge CLK);
35     if((BCOUT != 18'hf) || (M != 36'h12c) || (P != 48'h32) || (CARRYOUT != 0)) begin
36         $display("Error");
37         $stop;
38     end
39     //path2 test
40     OPMODE = 8'b00010000;
41     repeat(3) @(negedge CLK);
42     if((BCOUT != 18'h23) || (M != 36'h2bc) || (P != 0) || (CARRYOUT != 0)) begin
43         $display("Error");
44         $stop;
45     end
46     //path3 test
47     OPMODE = 8'b00001010;
48     repeat(3) @(negedge CLK);
49     if((BCOUT != 18'ha) || (M != 36'hc8) || (P != PCOUT) || (CARRYOUT != CARRYOUTF)) begin
50         $display("Error");
51         $stop;
52     end
53     //path4 test
54     OPMODE = 8'b10100111;
55     A = 5; B = 6; C = 350; D = 25; PCIN = 3000;
56     repeat(3) @(negedge CLK);
57     if((BCOUT != 18'h6) || (M != 36'h1e) || (P != 48'hfe6fffec0bb1) || (CARRYOUT != 1)) begin
58         $display("Error");
59         $stop;
60     end
61 end
62 end
63 endmodule
```

Do File:

```
run_tb.do
1  vlib work
2  vlog reg_mux.v dsp48a1.v dsp48a1_tb.v
3  vsim -voptargs=+acc work.dsp_unit_tb
4  add wave *
5  run -all
6  #quit -sim
```

Waveform:







## Lint: (No Errors or Critical Warnings):

Lint Checks										
Filter: Type here										
Total : 10 Selected : 1										
Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference	
			mux_select_const	Constant value drives mux select pin. Signal C_REGI...	reg_mux	Connectivity	open	unassign...		
			mux_select_const	Constant value drives mux select pin. Signal D_REGI...	reg_mux	Connectivity	open	unassign...		
			mux_select_const	Constant value drives mux select pin. Signal M_REGI...	reg_mux	Connectivity	open	unassign...		
			mux_select_const	Constant value drives mux select pin. Signal OP1TO0...	reg_mux	Connectivity	open	unassign...		
			mux_select_const	Constant value drives mux select pin. Signal OP6_RE...	reg_mux	Connectivity	open	unassign...		
			condition_const	Condition expression is a constant. Module DSP48A1,...	DSP48A1	Rtl Design Style	open	unassign...		
			condition_const	Condition expression is a constant. Module DSP48A1,...	DSP48A1	Rtl Design Style	open	unassign...		
			parameter_name_duplicate	Same parameter name is used in more than one mod...	DSP48A1	Nomenclature...	open	unassign...	1.1.4.3, 3.2.2.2	
			multi_ports_in_single_line	Multiple ports are declared in one line. Module DSP48...	DSP48A1	Rtl Design Style	open	unassign...	3.5.6.3	
			multi_ports_in_single_line	Multiple ports are declared in one line. Module reg_m...	reg_mux	Rtl Design Style	open	unassign...	3.5.6.3	

### Elaborated Schematic:



### Synthesis Schematic:





# Synthesis Timing Report:

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 5.168 ns		Worst Hold Slack (WHS): 0.182 ns		Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	
Total Number of Endpoints: 87		Total Number of Endpoints: 87		Total Number of Endpoints: 162	
All user specified timing constraints are met.					

# Synthesis Utilization Report:

Name	Slice LUTs (134600)	Slice Registers (269200)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)
DSP48A1	230	160	1	327	1
A1_REGISTER (reg_m...)	0	18	0	0	0
B1_REGISTER (reg_m...)	1	18	0	0	0
C_REGISTER (reg_m...)	0	48	0	0	0
CY1_REGISTER (reg_...)	1	1	0	0	0
CY0_REGISTER (reg_...)	0	1	0	0	0
D_REGISTER (reg_m...)	16	18	0	0	0
OP1TO0_REGISTER (r...	145	2	0	0	0
OP3TO2_REGISTER (r...	48	2	0	0	0
OP4_REGISTER (reg_...)	2	1	0	0	0
OP5_REGISTER (reg_...)	0	1	0	0	0
OP6_REGISTER (reg_...)	17	1	0	0	0
OP7_REGISTER (reg_...)	0	1	0	0	0
P_REGISTER (reg_mu...	0	48	0	0	0


# Implementation Timing Report:

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 3.815 ns		Worst Hold Slack (WHS): 0.265 ns		Worst Pulse Width Slack (WPWS): 4.500 ns	
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	
Total Number of Endpoints: 106		Total Number of Endpoints: 106		Total Number of Endpoints: 181	
All user specified timing constraints are met.					


Implementation Utilization Report:

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)	
▼ DSP48A1	229	179	103	229	51	1	327	1	
A1_REGISTER (reg_m...	0	18	7	0	0	0	0	0	
B1_REGISTER (reg_m...	0	36	12	0	0	0	0	0	
C_REGISTER (reg_m...	0	48	17	0	0	0	0	0	
CY1_REGISTER (reg_...	1	1	1	1	1	0	0	0	
CYO_REGISTER (reg_...	0	2	2	0	0	0	0	0	
D_REGISTER (reg_m...	0	18	10	0	0	0	0	0	
OP1TO0_REGISTER (r...	97	2	34	97	0	0	0	0	
OP3TO2_REGISTER (r...	96	2	31	96	0	0	0	0	
OP4_REGISTER (reg_...	18	1	8	18	0	0	0	0	
OP5_REGISTER (reg_...	0	1	1	0	0	0	0	0	
OP6_REGISTER (reg_...	17	1	6	17	0	0	0	0	
OP7_REGISTER (reg_...	0	1	1	0	0	0	0	0	
P_REGISTER (reg_mu...	0	48	12	0	0	0	0	0	

Device:



## Messages (No Critical Warnings or Errors):



The screenshot shows the Messages window in Vivado. At the top, there is a toolbar with icons for search, expand/collapse, sort, filter, comment, and delete. Below the toolbar, there are three filter buttons: "Warning (81)", "Info (260)", and "Status (480)". A "Hide All" button is located on the right. The main area displays a list of messages categorized by design stage:

- > Vivado Commands (3 infos, 6 status messages)
- > Elaborated Design (21 warnings, 17 infos, 11 status messages)
- > Synthesis (58 warnings, 48 infos, 11 status messages)
- > Synthesized Design (8 infos, 9 status messages)
- > Implementation (1 warning, 88 infos, 219 status messages)
- > Implemented Design (11 infos, 5 status messages)

## Constraint File:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports {CLK}]
```