

SPI Slave with Single Port RAM

By

Karim Yehia & Amr Khaira

RTL Design:

SPI Interface:

```
1  module spi_slave(MOSI, SS_n, clk, rst_n, tx_data, tx_valid, MISO, rx_data, rx_valid);
2  input MOSI, SS_n, tx_valid, clk, rst_n;
3  input [7:0] tx_data;
4  output reg MISO, rx_valid;
5  output reg [9:0] rx_data;
6
7  parameter IDLE = 0, WRITE = 1, CHK_CMD = 2, READ_ADD = 3, READ_DATA = 4;
8
9  (* fsm_encoding = "sequential" *)
10 reg [2:0] cs, ns;
11 reg [3:0] rx_counter;
12 reg [2:0] tx_counter;
13 reg address_read;
14
15 // Next state memory
16 always @(posedge clk) begin
17     if(!rst_n) begin
18         cs <= IDLE;
19     end
20     else begin
21         cs <= ns;
22     end
23 end
```

```

26 v always @(*) begin
27 v     case (cs)
28 v         IDLE: begin
29 v             if(!SS_n) begin
30 v                 ns = CHK_CMD;
31 v             end
32 v         else begin
33 v             ns = IDLE;
34 v         end
35     end
36 v     CHK_CMD: begin
37 v         if(!SS_n && !MOSI) begin
38 v             ns = WRITE;
39 v         end
40 v         else if(!SS_n && MOSI) begin
41 v             if(address_read)
42 v                 ns = READ_DATA;
43 v             else
44 v                 ns = READ_ADD;
45 v         end
46 v         else
47 v             ns = IDLE;
48     end
49 v     WRITE: begin
50 v         if(SS_n)
51 v             ns = IDLE;
52 v         else
53 v             ns = WRITE;
54     end
55 v     READ_ADD: begin
56 |         address_read = 1;
57 v         if(SS_n)
58 v             ns = IDLE;
59 v         else
60 v             ns = READ_ADD;
61     end
62 v     READ_DATA: begin
63 |         address_read = 0;
64 v         if(SS_n)
65 v             ns = IDLE;
66 v         else
67 v             ns = READ_DATA;
68     end
69     endcase
70 end
71

```

```

1  // output logic
2  always @(posedge clk) begin
3      if(cs == WRITE ) begin
4          rx_counter <= rx_counter + 1;
5          rx_data <= {rx_data[8:0], MOSI};
6          if(rx_counter == 9) begin
7              rx_valid <= 1;
8              rx_counter <= 0;
9          end
10         else begin
11             rx_valid <= 0;
12         end
13     end
14     else if(cs == READ_ADD) begin
15         rx_counter <= rx_counter + 1;
16         rx_data <= {rx_data[8:0], MOSI};
17         if(rx_counter == 9) begin
18             rx_counter <= 0;
19             rx_valid <= 1;
20         end
21     else begin
22         rx_valid <= 0;
23     end
24 end
25 else if(cs == READ_DATA) begin
26     rx_counter <= rx_counter + 1;
27     rx_data <= {rx_data[8:0], MOSI};
28     if(rx_counter == 9) begin
29         rx_counter <= 0;
30         rx_valid <= 1;
31     end
32 else begin
33     rx_valid <= 0;
34 end
35
36 if(tx_valid) begin
37     MISO <= tx_data[7 - tx_counter];
38     tx_counter <= tx_counter + 1;
39 end
40 else begin
41     MISO <= 0;
42     tx_counter <= 0;
43 end
44 end
45
46 else begin
47     rx_counter <= 0;
48     tx_counter <= 0;
49     rx_valid <= 0;
50     MISO <= 0;
51 end
52 end
53
54
55 endmodule

```

RAM:

```
1  module synch_ram(clk, rst_n, din, rx_valid, dout, tx_valid);
2  input clk, rst_n, rx_valid;
3  input [9:0] din;
4  output reg tx_valid;
5  output reg [7:0] dout;
6
7  parameter MEM_DEPTH = 256, ADDR_SIZE = 8;
8
9  reg [ADDR_SIZE-1 :0] mem [MEM_DEPTH-1 :0];
10
11 reg [ADDR_SIZE - 1 : 0] wr_address, rd_address;
12 always @(posedge clk) begin
13     if(!rst_n) begin
14         dout <= 0;
15         wr_address <= 0;
16         rd_address <= 0;
17         tx_valid <= 0;
18     end
19     else begin
20         if(rx_valid) begin
21             case ({din[9:8]})
22                 2'b00: begin
23                     wr_address <= din[7:0];
24                     tx_valid <= 0;
25                 end
26                 2'b01: begin
27                     mem[wr_address] <= din[7:0];
28                     tx_valid <= 0;
29                 end
30                 2'b10: begin
31                     rd_address <= din[7:0];
32                     tx_valid <= 0;
33                 end
34                 2'b11: begin
35                     dout <= mem[rd_address];
36                     tx_valid <= 1;
37                 end
38             endcase
39         end
40     end
41 end
42 endmodule
```

SPI Wrapper:

```
module spi_wrapper(MOSI, MISO, SS_n, clk, rst_n);
input MOSI, SS_n, clk, rst_n;
output MISO;

wire [9:0] rx_data;
wire [7:0] tx_data;
wire rx_valid, tx_valid;


spi_slave spi(MOSI, SS_n, clk, rst_n, tx_data, tx_valid, MISO, rx_data, rx_valid);
synch_ram ram(clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
endmodule
```

Testbench & Waveform:

Case 1 & 2: Writing data to address

```
1  module SPI_TB();
2  reg MOSI, SS_n, clk, rst_n;
3  wire MISO;
4  reg [9:0] data_to_be_relayed; //either the address or the actual data itself
5  reg [7:0] data_read_from_RAM;
6  reg [7:0] address=8'b0000011;
7  reg [7:0] actual_data_in=8'b10110111;
8  spi_wrapper k2(MOSI, MISO, SS_n, clk, rst_n);
9  initial begin
10     clk=0;
11     forever
12         #1
13         clk=~clk;
14     end
15     integer i;
16     initial begin
17         /*Reset & Initiate Communication*/
18         rst_n=0;
19         SS_n=1;
20         $readmemh("mem.dat", k2.ram.mem);
21         @(negedge clk);
22         rst_n=1;
23         SS_n=0;
24         /*Initiate Writing Address*/
25         MOSI=0;
26         data_to_be_relayed[9:8]=2'b00;
27         data_to_be_relayed[7:0]=address;
28         repeat(2) @(negedge clk); // one cycle cs goes from IDLE -> CHK_CMD, 2nd cycle: CHK_CMD -> WRITE
29         for(i=9;i>=0;i=i-1)begin
30             MOSI = data_to_be_relayed[i];
31             @(negedge clk);
32         end
33         @(negedge clk);
34         SS_n=1;
35         @(negedge clk);
36         /*Initiate Reading Data*/
```


Waveform & Memory:



Case 3 & 4: Reading data from address

```
/*Initiate Reading Address*/
MOSI=1;
SS_n=0;
data_to_be_relayed[9:8]=2'b10;
data_to_be_relayed[7:0]=address;
repeat(2)@(negedge clk);
for(i=9;i>=0;i=i-1)begin
    MOSI=data_to_be_relayed[i];
    @(negedge clk);
end
@(negedge clk);
SS_n=1;
@(negedge clk);
/*Initiate Reading Data*/
MOSI=1;
SS_n=0;
data_to_be_relayed[9:8]=2'b11;
data_to_be_relayed[7:0]=address;
repeat(2)@(negedge clk);
for(i=9;i>=0;i=i-1)begin
    MOSI=data_to_be_relayed[i];
    @(negedge clk);
end
@(negedge clk);
repeat(8) @(negedge clk);
SS_n=1;
@(negedge clk);
$stop;
end
```



Waveform:




Testing Different Encoding for Best Timing

Binary Encoding:

Elaborated Design:



Synthesis Schematic:




Report Showing Encoding:

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	010
WRITE	010	001
READ_DATA	011	100
READ_ADD	100	011

Timing Report:

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.445 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 93	Total Number of Endpoints: 93	Total Number of Endpoints: 42
All user specified timing constraints are met.		

Critical Path



Implementation Utilization Report:


Name	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
spi_wrapper	26	43	15	26	11	0.5	5	1
ram (synch_ram)	5	17	7	5	0	0.5	0	0
spi (spi_slave)	21	26	13	21	10	0	0	0

Implementation Timing Report:

Design Timing Summary


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.385 ns	Worst Hold Slack (WHS): 0.102 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 94	Total Number of Endpoints: 94	Total Number of Endpoints: 42
All user specified timing constraints are met.		

FPGA Device:



Gray Encoding


Elaborated Design:



Report Showing Encoding

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	010
WRITE	011	001
READ_DATA	010	100
READ_ADD	111	011


Synthesis Schematic:



Timing Report:

Design Timing Summary											
Setup				Hold				Pulse Width			
Worst Negative Slack (WNS): 5.898 ns				Worst Hold Slack (WHS): 0.142 ns				Worst Pulse Width Slack (WPWS): 4.500 ns			
Total Negative Slack (TNS): 0.000 ns				Total Hold Slack (THS): 0.000 ns				Total Pulse Width Negative Slack (TPWS): 0.000 ns			
Number of Failing Endpoints: 0				Number of Failing Endpoints: 0				Number of Failing Endpoints: 0			
Total Number of Endpoints: 93				Total Number of Endpoints: 93				Total Number of Endpoints: 42			
All user specified timing constraints are met.											

Critical Path:



Implementation Utilization Report:


Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N spi_wrapper		26	43	15	26	10	0.5	5	1
ram (synch_ram)		4	17	6	4	0	0.5	0	0
spi (spi_slave)		22	26	12	22	9	0	0	0

Implementation Timing Report:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.293 ns	Worst Hold Slack (WHS): 0.044 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 94	Total Number of Endpoints: 94	Total Number of Endpoints: 42


All user specified timing constraints are met.

FPGA Device:



One Hot Encoding


Elaborated Design:



Report Showing Encoding:

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	010
WRITE	00100	001
READ_DATA	01000	100
READ_ADD	10000	011


Synthesis Schematic:



Timing Report:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.898 ns	Worst Hold Slack (WHS): 0.144 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 93	Total Number of Endpoints: 93	Total Number of Endpoints: 44
All user specified timing constraints are met.		

Critical Path:




Implementation Utilization Report:

Name	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
spi_wrapper	26	47	17	26	11	0.5	5	1
ram (synch_ram)	5	17	8	5	0	0.5	0	0
spi (spi_slave)	21	30	13	21	9	0	0	0

Implementation Timing Report:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.372 ns	Worst Hold Slack (WHS): 0.114 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 94	Total Number of Endpoints: 94	Total Number of Endpoints: 44
All user specified timing constraints are met.		

FPGA Device:



Messages Tab:

- > Vivado Commands (3 infos, 20 status messages)
- > Elaborated Design (11 infos, 9 status messages)
- > Synthesis (3 warnings, 35 infos, 11 status messages)
- > Implementation (99 infos, 231 status messages)
- > Implemented Design (11 infos, 7 status messages)

Linting:

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
		if_stmt_shares_arithmeti...		If statement has three or more operations sharing the...	spi_slave	Rtl Design Style	open	unassign...	2.10.5.3
		var_read_before_set		Variable is read before set. Signal address_read, Mo...	spi_slave	Rtl Design Style	open	unassign...	
		multi_ports_in_single_line		Multiple ports are declared in one line. Module synch_...	synch_ram	Rtl Design Style	open	unassign...	3.5.6.3
		multi_ports_in_single_line		Multiple ports are declared in one line. Module spi sla...	spi_slave	Rtl Design Style	open	unassign...	3.5.6.3
		multi_ports_in_single_line		Multiple ports are declared in one line. Module spi wr...	spi_wrapper	Rtl Design Style	open	unassign...	3.5.6.3

Encoding	Setup Slack	Hold Slack
Binary	5.385s	0.102s
Gray	5.293s	0.044s
One Hot	5.372s	0.114s

Binary encoding has higher setup slack while one hot encoding has higher hold time slack. We shall choose binary encoding for maximum frequency operation.