


No Reg	Rdst	Rdst Rsrc	Rdst Rsrc1,2	Branch
NOP HLT SETC	INC NOT LDM	MOV SWAP IADD	ADD SUB AND	JZ JN JC JMP
	OUT IN PUSH POP	LDD STD		CALL RET INT RTI

Op Code

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----



First ten bits

<i>Ins</i>	<i>Ins<sub>2</sub></i>	<i>Br</i>	<i>WB</i>	<i>Mem</i>	<i>offset</i>	<i>Imm</i>	<i>R<sub>src2</sub> used</i>	<i>R<sub>src</sub> used</i>	<i>R<sub>dst</sub> used</i>

	<small>ii,j2,br,wb,mem,off,imm,r2,r1,r0</small>		<small>ii,j2,br,wb,mem,off,imm,r2,r1,r0</small>
NOP	000000000	PUSH	0000100001
HLT	010000000	POP	1101100001
SETC	100000000	LDM	1101001001
NOT	0101000001	LDD	0101110011
INC	1001000001	STD	1000110011
OUT	0100100001	JZ	0010001000
IN	1001100001	JN	0110001000
MOV	0101000011	JC	1010001000
SWAP	1001000011	JMP	1110001000
ADD	0101000111	CALL	1110101000
SUB	1001000111	RET	0110100000
AND	1101000111	INT	1010110000
IADD	1101001011	RTI	0010100000



