

ECE 497: Special Project

Weekly Report

Week 06

Alexander Lukens Karl Hallsby

Illinois Institute of Technology

March 3, 2021

What We Did

- ▶ Alex spent lots of time going over Scala tutorials and reference material
- ▶ Successfully used Scala (and chipyard objects) to connect a switch on the FPGA with an LED on the FPGA
- ▶ Karl built and ran a simple FPGA image using Xilinx Vivado (catching up to Alex with FPGA)

What We Learned

- ▶ Getting an FPGA to communicate over UART is *very* difficult. Will reach out to Chipyard maintainers to inquire about Arty & UART communications.
- ▶ The design seems to be failing Design Rule Checking (DRC) in our version of Vivado?

Next Steps

- ▶ one
- ▶ two

References

Not Applicable this week