

# ECE 497: Special Project

## Weekly Report

Week 03


Alexander Lukens   Karl Hallsby

Illinois Institute of Technology

February 11, 2021

# What We Did

- ▶ Attempted to flash default chip to Alex's FPGA.
- ▶ Successfully passed USB connection to FPGA through to VirtualBox VM, interfaced with FPGA in Vivado
- ▶ Conducted "Hello World" project on FPGA to ensure that bitstream was being sent to FPGA correctly.
- ▶ Used FPGA Prototyping Flow in Chipyard to generate a bitstream for the Arty FPGA board. Strangely, the default "example" project for the Arty did not pass all timing constraints.
  - ▶ Will require additional investigation
- ▶ When creating bitstream in Chipyard, Vivado runs several tests on the design and produces detailed reports in a Chipyard folder.



```

1 Copyright 1980-2020 Xilinx, Inc. All Rights Reserved.
2 -----
3 Tool Version : Vivado v.2020.2 (lin64) Build 3065766 Wed Nov 18 09:12:47 MST 2020
4 Date       : Wed Feb 18 23:41:46 2021
5 Host      : alex-virtualbox.coding-oc-bit Ubuntu 20.04.2 LTS
6 Command   : report_utilization -file /home/alex/Desktop/eece497/weekly_report/week_03/utilization_report.txt -name utilization_1
7 Design    : script001testharness
8 Device    : xc7stcpg24-1L
9 Design State : Synthesized
10 -----
11
12 Utilization Design Information
13
14 Table of Contents
15 -----
16 1. Slice Logic
17 1.1 Summary of Registers by Type
18 2. Memory
19 3. DSP
20 4. IO and CT Specific
21 5. Clocking
22 6. Specific Feature
23 7. Primitives
24 8. Block Reuse
25 9. Instantiated Hierarchy
26
27 1. Slice Logic
28 -----
29
30 -----
31 1. Slice Type      | Used | Placed | Available | Utilize |
32 -----
33 1.1 Slice LUTs    | 9505 | 0 | 20000 | <48.0% |
34 1.2 LUT as Logic  | 7931 | 0 | 20000 | 39.1% |
35 1.3 LUT as Memory | 174 | 0 | 9000 | 1.9% |
36 1.4 LUT as Shift Register | 2 | 0 | 1 | 0.0% |
37 1.5 LUT as Distributed RAM | 572 | 0 | 1 | 0.0% |
38 1.6 Slice Registers | 4179 | 0 | 41000 | 10.2% |
39 1.7 Register as Flip-Flop | 4178 | 0 | 41000 | 10.2% |
40 1.8 Register as Latch | 1 | 0 | 41000 | <0.0% |
41 1.9 F8 Blocks | 256 | 0 | 16000 | 1.6% |
42 1.10 F8 Blocks | 60 | 0 | 8150 | 0.7% |
43 -----
44
45 * Warning: The final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

```

Figure: Utilization Report Overview

# What We Did

- ▶ Generate a non-default chip
- ▶ Run the `asm` tests on the non-default chip
- ▶ Went spelunking through the repository to find options, their definitions, and their overrides.

# What We Learned

- ▶ The repository is incredibly complicated
- ▶ **VERY** deep directory nesting (Partly due to Scala/Java project directory conventions).
- ▶ Putting the generated chip on an FPGA seems to be much more difficult than originally thought.
- ▶ Generating a non-default chip can be very easy or very hard.
  - ▶ Some of the options that must be overridden to ensure a different chip is built and simulated/benchmarked are not easy to understand or find.

# Next Steps

- ▶ Continue trying to write the default chip out to Alex's FPGA and test.
- ▶ Using Alex's discovery in Vivado, collect gate counts of components within the default chip.
- ▶ Practice generating other non-default chips to understand all the options used when generating a new chip.
- ▶ Hopefully, start defining a new, custom, chip using what we know, and building a *very* small proof-of-concept.



Alon Amid et al. “Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs.” In: *IEEE Micro* 40.4 (2020), pp. 10–21. ISSN: 1937-4143. DOI: [10.1109/MM.2020.2996616](https://doi.org/10.1109/MM.2020.2996616).