

REF Schematic for RK3568

Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit-----Default
Option: LPDDR4/4x 1X32bit(200ball)
Option: DDR3 4x16bit
Option: DDR3 4x16bit+2x16bit ECC
Option: DDR4 2x16bit+1x16bit ECC
Option: LPDDR3 1x32bit(178ball)
Option: DDR4 4x16bit
- 3) ROM: eMMC-----Default
Option: Nand Flash
Option: SPI Flash
- 4) Support: 1 x Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default
Option: 1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option: 1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option: 1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6) Support: 1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7) Support: 4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8) Support: 2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
Option: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
Option: 1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9) Support: 1 x HDMI2.0 TX
- 10) Support: 1 x LCM MIPI DSI TX0 -----Default
Option: 1 x LCM MIPI DSI TX1
Option: 1 x LCM LVDS TX
Option: 1 x LCM Dual MIPI DSI TX
Option: 1 x LCM eDP TX
- 11) Support: 1 x VGA OUT -----Default
- 12) Support: 1 x 4Lanes Camera MIPI CSI RX -----Default
Option: 2 x 2Lanes Camera MIPI CSI RX
Option: 1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13) Support: a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default
Option: a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
Option: a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14) Support: 1 x 10/100/1000M Ethernet(RGMII1_M1) -----Default
Option: 1 x 10/100/1000M Ethernet(RGMII0) or 1 x 10/100M Ethernet(RMII0)
Option: 1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet(QSGMII) or 1 x 10/100/1000 Ethernet(SGMII)
- 15) Support: 1 x Headphone output -----Default
- 16) Support: 1 x ECM MIC + 1 x Speaker out -----Default
Option: 4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
Option: 4 x MEMS MIC + 2 x Speaker out + Loopback
- 17) Support: 1 x IR Receiver -----Default
- 18) Support: Array Key (MENU, VOL+, VOL-, ESC), Reset, Power on/off Key
- 19) Support: 3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20) Support: Debug UART and ARM JTAG

Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT_Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug_UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:


Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted


NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


Rockchip Confidential

		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	02.Revision History		
Date:	Tuesday, November 09, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	3 of 72


RK3568 Ref Block Diagram(Default configuration)



Default Power Diagram



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ PB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DD4+3V,SD4+3V)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.


If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes

- [1]:When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.
- [2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]:When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed



Default UART Map

RK3568



GMAC0/1 Path Map

Rockchip Confidential



It is suitable for other interfaces


Default I2C Map

Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected


eg:
Not supported I2C1_SCL_M0 and I2C1_SDA_M1 combination

RK3568




Rockchip Confidential


MULTI_PHY0/1/2 Path Map




VOP Path Map



USB3.0 OTG0




USB3.0 HOST1




PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIe30_REFCLK (RC/EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	RC or EP
Option2	PCIe3.0 x1Lane + PCIe3.0 x1Lane	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	Only RC
			PCIe30_TX1 PCIe30_RX1	PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERSTn PCIe30X1_BUTTONRSTn	Only RC

PCIe3.0 REFCLK-RC Mode




PCIe3.0 REFCLK-EP Mode




PCIe2.1 PHY

MULTI_PHY2	PCIe2.1 x1Lane	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERSTn PCIe20_BUTTONRSTn	Only RC
------------	----------------	---------------------------	------------------------	--	---------


PCIe2.1 REFCLK-RC Mode



RK3568_ABCDE (Power&Gnd)



Rockchip Confidential


 Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH
File:	10.RK3568_Power/GND
Date:	Tuesday, November 09, 2021
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.1
Sheet:	11 of 72

Rockchip Confidential

RK3568_G (OSC/PLL/PMUIO1/2)

Note:



Adjusted the load capacitance according to the crystal specification.



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential



PMUIO1 Domain

Operating Voltage=3.3V Only

TSADC_SHUT_M0	REFCLK_OUT	GPIO0_A0_d
TSADC_SHUT_M1	REFCLK_OUT	GPIO0_A1_d
PMIC_SLEEP	PMIC_SLEEP	GPIO0_A2_d
PMIC_SLEEP	PMIC_SLEEP	GPIO0_A3_d
SDMMC0_DET	SATA_CP_DET	GPIO0_A4_d
SDMMC0_PWREN	SATA_MP_SWITCH	GPIO0_A5_d
GPU_PWREN	SATA_CP_POD	GPIO0_A6_d
FLASH_VOL_SEL	FLASH_VOL_SEL	GPIO0_A7_d

PMUIO2 Domain

Operating Voltage=1.8V/3.3V

CLK32K_IN	/	CLK32K_OUT0	/	PCIE30X2_BUTTONRStn	/	GPIO0_B0
I2C0_SCL					/	GPIO0_B1
I2C0_SDA					/	GPIO0_B2
I2C1_SCL	/	CAN0_TX_M0	/	PCIE30X1_BUTTONRStn	/	MCU_JTAG_TDO
I2C1_SDA	/	CAN0_RX_M0	/	PCIE30X1_BUTTONRStn	/	MCU_JTAG_TCK
I2C2_SCL_M0	/	SPIO_CLK_M0	/	PCIE30X2_WAKEN_M0	/	PWM0_M1
I2C1_SDA_M0	/	SPIO_RST_M0	/	PCIE30X2_WAKEN_M0	/	PWM1_M1
I2C2_SDA_M0	/	SPIO_CS0_M0	/	PCIE30X2_PEARST_M0	/	PWM2_M1
PWM0_M0						GPIO0_B6
						GPIO0_B7
PWM1_M0		GPUAVS	/	UART0_RX		GPIO0_C0
PWM2_M0		GPUAVS	/	UART0_TX	/	MCU_JTAG_TDI
PWM3_IR	/	EDP_HPDIN_M1	/	PCIE30X1_WAKEN_M0	/	MCU_JTAG_TMS
PWM4	/	VOP_PWM_M0	/	PCIE30X1_PEARST_M0	/	MCU_JTAG_TRStn
PWM5	/	SPIO_CSI_M0	/	UART0_RStn		GPIO0_C4
PWM6	/	SPIO_MISO_M0	/	PCIE30X2_WAKEN_M0		GPIO0_C5
PWM7_IR	/	SPIO_CS0_M0	/	PCIE30X2_PEARST_M0		GPIO0_C6
HDMI_TX_CH0_M1	/	PWM0_M1	/	UART0_CStn		GPIO0_C7
				UART2_RX_M0	/	GPIO0_D0
				UART2_TX_M0	/	GPIO0_D1

PMUIO1/2/OSC Domain Logic Power

Operating Voltage=0.9V

Note:


If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.


The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!

If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID


RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)



RK3568_V (USB2.0 HOST)




RK3568_W (PCIE3.0 x2)



QSGMII can choose:
QSGMII_TXP_M0/QSGMII_TXN_M0
QSGMII_RXP_M0/QSGMII_RXN_M0
or
QSGMII_TXP_M1/QSGMII_TXN_M1
QSGMII_RXP_M1/QSGMII_RXN_M1

SGMII can choose:
SGMII_TXP_M0/SGMII_TXN_M0
SGMII_RXP_M0/SGMII_RXN_M0
or
SGMII_TXP_M1/SGMII_TXN_M1
SGMII_RXP_M1/SGMII_RXN_M1

See "07. UART Map/GMAC0/1 Path Map"
GMAC0/1 Path Map

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	14.RK3568_USB/PCIE/SATA PHY		
Date:	Tuesday, November 09, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	15	of	72

RK3568_K (VCCIO4 Domain)

U1000K

VCCIO4 Domain


Operating Voltage=1.8V/3.3V

SDMMC1_D0	/ GMAC0_RXD2	/ UART6_RX_M0	/ GPIO2_A3_u	E27	GPIO2_A3
SDMMC1_D1	/ GMAC0_RXD3	/ UART6_TX_M0	/ GPIO2_A4_u	E28	GPIO2_A4
SDMMC1_D2	/ GMAC0_RXD4	/ UART7_RX_M0	/ GPIO2_A5_u	B28	GPIO2_A5
SDMMC1_D3	/ GMAC0_RXD5	/ UART7_TX_M0	/ GPIO2_A6_u	C27	GPIO2_A6
SDMMC1_CMD	/ GMAC0_TXD0	/ UART8_RX_M0	/ GPIO2_A7_u	C28	GPIO2_A7
SDMMC1_CLK	/ GMAC0_TXD1	/ UART9_TX_M0	/ GPIO2_B0_d	D27	GPIO2_B0
SDMMC1_PWREN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1	D26	GPIO2_B1
SDMMC1_BST	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1	E25	GPIO2_B2
GMAC0_TXD0	/ UART1_RX_M0	/ SPI1_CLK_M0	/ GPIO2_B3_u	F28	GPIO2_B3
GMAC0_TXD1	/ UART1_TX_M0	/ SPI1_CLK_M0	/ GPIO2_B4_u	G27	GPIO2_B4
GMAC0_TXEN	/ UART1_RTSn_M0	/ SPI1_CLK_M0	/ GPIO2_B5_u	G28	GPIO2_B5
GMAC0_TXD0	/ UART1_CTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B6_u	F27	GPIO2_B6
I2S2_SCLK_RX_M0	/ GMAC0_TXD0	/ UART6_RTSn_M0	/ SPI1_MOSI_M0	H25	GPIO2_B7
I2S2_LCK_RX_M0	/ GMAC0_TXD1	/ UART6_CTSn_M0	/ SPI1_CSN_M0	F24	GPIO2_C0
I2S2_MCLK_M0	/ GMAC0_TXD2	/ UART7_RTSn_M0	/ SPI2_CLK_M0	G23	GPIO2_C1
I2S2_SCLK_TX_M0	/ GMAC0_TXD3	/ UART7_CTSn_M0	/ SPI2_MISO_M0	F25	GPIO2_C2
I2S2_LCK_TX_M0	/ GMAC0_TXD4	/ UART9_RTSn_M0	/ SPI2_MOSI_M0	H24	GPIO2_C3
I2S2_SDI_M0	/ GMAC0_TXD5	/ UART9_CTSn_M0	/ SPI2_CSN_M0	H23	GPIO2_C4
CLK32K_OUT1	/ GMAC0_TXD6	/ UART6_TX_M0	/ SPI2_CSN_M0	F26	GPIO2_C5
CLK32K_OUT1	/ GMAC0_TXD7	/ UART8_RX_M0	/ SPI1_CSN_M0	E26	GPIO2_C6


RK3568
BGA636_19R00X19R00X1R20

Note: If VCCIO4 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!
If the VCCIO4 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO4 will be abnormally.
The VCCIO4 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO4 will be damaged!

Default WIFI+BT+PCM



RGMIIO



Note: If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

Note: According to the actual choice of mounted Cannot be mounted at the same time Default:1.8V Select the voltage according to the application

RTL8201F/YT8512C only support 3.3V IO VCCIO4 must be changed to 3.3V power supply

RK3568_N (VCCIO7 Domain)

U1000N


VCCIO7 Domain

Operating Voltage=1.8V/3.3V

PWM14_M1	/ SPI3_CLK_M1	/ CAN1_RX_M1	/ PCIE30X2_CLKREQn_M2	/ I2S3_MCLK_M1	/ GPIO4_C2_d	AF8	GPIO4_C2
PWM15_IR_M1	/ SPI3_MOSI_M1	/ CAN1_TX_M1	/ PCIE30X2_WAKEN_M2	/ I2S3_SCLK_M1	/ GPIO4_C3_d	AA11	GPIO4_C3
EDP_HPDn_M0	/ SPDIF_TX_M2	/ SATA2_ACT_LED	/ PCIE30X2_PERSn_M2	/ I2S3_LCK_M1	/ GPIO4_C4_d	AH7	GPIO4_C4
EMMC1_M1	/ SPI3_MISO_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SDI_M1	/ GPIO4_C5_d	AD8	GPIO4_C5
EMMC1_M1	/ SPI3_CSN_M1	/ SATA2_ACT_LED	/ UART9_RX_M1	/ I2S3_SDI_M1	/ GPIO4_C6_d	AB8	GPIO4_C6
HDMI_TX_SCL	/ I2CS_SCL_M1	/ I2CS_SCL_M1	/ I2CS_SCL_M1	/ I2CS_SCL_M1	/ GPIO4_C7_u	AG8	GPIO4_C7
HDMI_TX_SDA	/ I2CS_SDA_M1	/ I2CS_SDA_M1	/ I2CS_SDA_M1	/ I2CS_SDA_M1	/ GPIO4_D0_u	AG7	GPIO4_D0
HDMI_TX_CSC_M0	/ SPI3_CSN_M1	/ SPI3_CSN_M1	/ SPI3_CSN_M1	/ SPI3_CSN_M1	/ GPIO4_D1_u	AG6	GPIO4_D1
GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	/ GPIO4_D2_d	AB9	GPIO4_D2

RK3568
BGA636_19R00X19R00X1R20

Note: When use HDMI, HDMITX_SCL/SDA cannot be shared with other devices



Note: If VCCIO7 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO7 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO7 will be abnormally.

The VCCIO7 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO7 will be damaged!

Default



Option

RK3568_O (SARADC/OTP)


U1000O

SARADC

Recovery/ SARADC_VIN0	B27	SARADC_VIN0_KEY/RECOVERY	C1501	1	2	1nF	X5R	50V
SARADC_VIN1	C26	SARADC_VIN1_HW_ID	C1502	1	2	1nF	X5R	50V
SARADC_VIN2	D24	SARADC_VIN2_LCD_ID	C1503	1	2	1nF	X5R	50V
SARADC_VIN3	E23	SARADC_VIN3	C1504	1	2	1nF	X5R	50V
SARADC_VIN4	G21	SARADC_VIN4	C1505	1	2	1nF	X5R	50V
SARADC_VIN5	F22	SARADC_VIN5	C1506	1	2	1nF	X5R	50V
SARADC_VIN6	G20	SARADC_VIN6	C1507	1	2	1nF	X5R	50V
SARADC_VIN7	F21	SARADC_VIN7	C1508	1	2	1nF	X5R	50V

RK3568
BGA636_19R00X19R00X1R20

OTP



Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package


Note: Must be mounted



Note: If there is no Key requirement, two test points must be reserved to facilitate firmware update


It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.



Rockchip 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	15.RK3568_SARADC/GPIO		
Date:	Tuesday, November 06, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	16	of	72

RK3568_P(MIPI_CSI_RX)



RK3568_L (VCCIO5 Domain)

U1000L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V


LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLKO 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

VCCIO5_1
VCCIO5_2

RK3568
BGA636_19R00X19R00X1R20

If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID

AG6	>>> GMAC1_INT/PMEB_GPIO2_D0
AD7	>>> GMAC1_RSTn_GPIO2_D1
AC8	>>> GMAC0_INT/PMEB_GPIO2_D2
AC7	>>> GMAC0_RSTn_GPIO2_D3
AF5	>>> PCIE30X2_CLKREQn_M1
AF6	>>> PCIE30X2_WAKEn_M1
AD6	>>> PCIE30X2_PERSTn_M1
AH5	>>> PCIE30X2_PRSTn_L_GPIO2_D7
AH4	>>> BT_REG_ON_H_GPIO3_A0
AB8	>>> BT_WAKE_HOST_H_GPIO3_A1
AE5	I2S3 MCLK M0 >>> HOST_WAKE_BT_H_GPIO3_A2 [18]
AG4	I2S3 SCLK M0 SOC >>> I2S3_SCLK_M0
AF4	I2S3 LRCK M0 SOC >>> I2S3_LRCK_M0
AH3	I2S3 SDO M0 >>> I2S3_SDO_M0 [18]
AG3	I2S3 SDI M0 >>> I2S3_SDI_M0
AH2	>>> PCIECLKIC_OE_H_GPIO3_A7
AG2	>>> ETH1_REFCLKO_25M_M0
AG1	>>> UART4_RX_M1
AF2	>>> UART4_TX_M1
AF1	>>> I2C5_SCL_M0
AE1	>>> I2C5_SDA_M0
AE2	>>> MIPICAM1_RST_L_GPIO3_B5
AE3	GPIO3 B6 >>> MIPICAM0_RST_L_GPIO3_B6 [18]
AD4	GPIO3 B7 >>> UART3_TX_M1
AD2	GPIO3 C0 >>> UART3_RX_M1
AD1	>>> GSENSOR_INT_L_GPIO3_C1
AA7	>>> HP_DET_L_GPIO3_C2
AC4	>>> PA_EN_H_GPIO3_C3
AC3	GPIO3 C4 >>> PWM14_M0 [18]
AC2	GPIO3 C5 >>> SPDIF_TX_M1 [18]



Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	18.RK3568_VO Interface_2		
Date:	Tuesday, November 09, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	19	of	72

RK3568_H (VCCIO1 Domain)


U1000H

VCCIO1 Domain
Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAR	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568
BGA636_19R00X19R00X1R20

VCCIO1



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!



If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	19.RK3568_Audio Interface		
Date:	Tuesday, November 09, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	20 of 72		



VDD_CPU



Flash Power Manage


	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)


Note:
According to the actual choice of mounted
Cannot be mounted at the same time





Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.






eMMC Flash




Note:

No need to double layout with Nand Flash, 0R resistor can be omitted



Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted




EMMC B153 2L @eMMC
BGA153_13RX11R5X0R9_2L

Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	40.Flash-eMMC Flash		
Date:	Tuesday, November 09, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	33 of 72		

Rockchip Confidential



Rockchip Confidential

<div><div>Rockchip</div><div>瑞芯微电子</div></div> <div>Rockchip Electronics Co., Ltd</div>				
Project:	RK3568_AIoT_REF_SCH			
File:	99.Mark/Hole/Heatsink			
Date:	Tuesday, November 09, 2021		Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 72 of 72