
Computer Organization Lab3

Name:張博凱

ID:110550063

Architecture diagrams:

底圖是課程上使用的包含 jump 功能的圖,紅色的線是為了實作 jal 和 jr 而畫的線。



Hardware module analysis:

Adder. v 把兩個 source 相加。

//Main function
assign sum_o = srcl_i + src2_i;

ALU_Ctrl.v 是利用 opcode 和 function code 得出控制 ALU 的 control signal,依照以下表格得出 ALUCtrl_o。

| opcode | ALUOp | operation | funct | ALU funct | ALU ctrl | | | |
|----------|-------|-----------|--------|-----------|----------|--|--|--|
| addi | 00 | addi | XXXXXX | add | 0010 | | | |
| 1w | | 1w | XXXXXX | add | 0010 | | | |
| SW | | SW | XXXXXX | add | 0010 | | | |
| slti | 01 | slti | XXXXXX | slt | 0111 | | | |
| beq | 10 | beq | XXXXXX | sub | 0110 | | | |
| R-format | 11 | add | 100000 | add | 0010 | | | |
| | | sub | 100010 | sub | 0110 | | | |
| | | and | 100100 | and | 0000 | | | |
| | | or | 100101 | or | 0001 | | | |
| | | slt | 101010 | slt | 0111 | | | |

```
30 A //Select exact operation
31 🖨 always @(funct_i, ALVOp_i)
32 🖯 begin
33 🖨
          case (ALUOp_i)
              0: ALUCtrl_o <= 4'b0010; //addi lw sw
34
              1: ALUCtrl_o <= 4'b0111; //slti
35
              2: ALUCtrl_o <= 4'b0110; //beq
36
37 🖨
              3: begin
                      case (funct_i)
38 □
                           32: ALUCtrl_o ← 4'b0010; //add
39
                           34: ALUCtrl_o <= 4'b0110; //sub
40
                           36: ALUCtrl_o <= 4'b<mark>0000</mark>; //and
41
42
                           37: ALUCtrl_o ← 4'b0001; //or
                           42: ALUCtrl_o <= 4'b0111; //slt
43
44 🗇
                      endcase
                  end
45 🛆
              default: ALUCtrl_o <= 4'b0000;
46
47 🗀
          endcase
48 🖨 end
```

ALU. v 是使用課本的 ALU, 有 and、or、add、subtract、set on less than、nor 這些功能。

```
35 🛆 //Main function
36 assign zero_o = (result_o == 0);
济 🖨 always @(ctrl_i, srcl_i, src2_i)
38 	☐ begin
39 🖯
         case (ctrl_i)
              0: result_o <= src1_i & src2_i;
Ю
              1: result_o <= src1_i | src2_i;
11
12
              2: result_o <= src1_i + src2_i;
              6: result_o <= src1_i - src2_i;
13
14
              7: result_o \Leftarrow src1_i < src2_i ? 1 : 0;
15
              12: result_o \Leftarrow \sim (src1_i \mid src2_i);
              default: result_o <= 0;
ŀб
          endcase
17 🖨
18 ← end
```

Decoder. v 是將輸入的 op field 的值對應到相對應的功能,並且在等於 0(R-format)時,判斷 function field 的值是否為 8(jr),最後輸出各種 control signal,下表是對應的結果。

| | R-format | addi | 1w | SW | slti | Beq | jump | jal | jr |
|----------|----------|------|----|----|------|-----|------|-----|----|
| 0p5 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0p4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0p3 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0p2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0p1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0p0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| RegDst | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 0 |
| ALUSrc | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| MemtoReg | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 2 | 0 |
| RegWrite | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| MemRead | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| MemWrite | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Branch | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| ALU0p1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| ALUOp0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| Jump | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 |

```
54 △ //Main function
 55 🖨 always @(instr_op_i, instr_funct_i)
 56 ⊝ begin
 57 🖨
               case (instr_op_i)
                     0: begin //R-format
 58 🖨
                                if(instr_funct_i == 6'b001000) begin //jr
 59 □
                                      RegDst_o \Leftarrow 2'b00;
 б0
                                      ALUSrc_0 \Leftarrow 0;
 б1
                                      MemtoReg_o \Leftarrow 2'b_{00};
 62
                                      RegWrite_o \Leftarrow 0;
 63
                                     MemRead_o \Leftarrow 0;
 б4
                                     MemWrite o <= 0;
 65
                                      Branch_o \Leftarrow 0;
 бб
                                      ALV_{op_o} \Leftarrow 2'b_{oo};
 67
 б8
                                      Jump_o \Leftarrow 2'b10;
 69 🖨
                                end
 70 🖨
                                else begin
 70 🖨
                                                                         2: begin //jump
                          else begin
                                                        82 🖨
                              RegDst_o \Leftarrow 2'b01;
 71
                                                                                   RegDst_o \Leftarrow 2'b00;
                                                        83
                              ALUSrc_o ← 0;
 72
                                                        84
                                                                                   ALUSrc_o ← 0;
                              MemtoReg_o \Leftarrow 2'b_0;
 73
                                                        85
                                                                                   MemtoReg_o \ll 2'b_{00};
                              RegWrite_o <= 1;
 74
                                                                                   RegWrite_o \Leftarrow 0;
                                                        86
                              MemRead_o \Leftarrow 0;
 75
                                                                                   MemRead_o \Leftarrow 0;
                                                        87
                              MemWrite_o <= 0;
 76
                                                                                   MemWrite_o <= 0;
                                                        88
                              Branch_o \Leftarrow 0;
 77
                                                                                   Branch_o \Leftarrow 0;
                                                        89
                              ALV_{op_o} \Leftarrow 2'b11;
 78
                                                                                   ALV_{op_o} \Leftarrow 2'b_{oo};
                                                        90
                              Jump_o \Leftarrow 2'b_0;
 79
                                                                                   Jump_o \Leftarrow 2'b01;
                                                        91
                          end
 80 🖨
                                                        92 🖨
                                                                              end
                     end
 81 🖨
                   3: begin //jal
 93 🖂
                                                        104 🖨
                                                                           4: begin //beq
                             RegDst_o \Leftarrow 2'b10;
 94
                                                                                     RegDst_o \Leftarrow 2'b^{00};
                                                        105
                             ALUSrc_o \Leftarrow 0;
 95
                                                                                     ALUSrc_o <= 0;
                                                        106
 96
                             MemtoReg_o \ll 2'b10;
                                                        107
                                                                                     MemtoReg_o \ll 2'b_{00};
                             RegWrite_o <= 1;
 97
                                                                                     RegWrite_o \Leftarrow 0;
                                                        108
                             MemRead_o \Leftarrow 0;
 98
                                                                                     MemRead_o \Leftarrow 0;
                                                        109
                             MemWrite_o <= 0;
 99
                                                                                     MemWrite_o <= 0;
                                                        110
                             Branch_o \Leftarrow 0;
100
                                                                                     Branch_o <= 1;
                                                        111
                             ALV_{op_o} \Leftarrow 2'b_o;
101
                                                        112
                                                                                     ALV_{op_o} \Leftarrow 2'b_{0};
102
                             Jump_o \Leftarrow 2'b01;
                                                                                     Jump_o \Leftarrow 2'b_{00};
                                                        113
103 🖨
                                                        114 🗀
                                                                                end
                        end
```

```
10: begin //slti
115 🖨
                  8: begin //addi
                                                        126 🖨
                             RegDst_o \Leftarrow 2'b^{00};
                                                                                     RegDst_o \Leftarrow 2'b\overset{\circ}{00};
116
                                                        127
                             ALUSrc_o <= 1;
                                                                                     ALUSrc_o <= 1;
117
                                                        128
                                                                                     MemtoReg_o \Leftarrow 2'b_{00};
                             MemtoReg_o <= 2'b00; 129
118
                             RegWrite_o <= 1;
                                                                                     RegWrite_o <= 1;
                                                        130
119
                             MemRead_o \Leftarrow 0;
                                                                                     MemRead_o \Leftarrow 0;
120
                                                        131
121
                             MemWrite_o <= 0;
                                                        132
                                                                                     MemWrite_o <= 0;
                             Branch_o \Leftarrow 0;
                                                                                     Branch_o \Leftarrow 0;
122
                                                        133
                             ALU_{op_o} \Leftarrow 2'b_{oo};
                                                                                     ALV_{op_o} \leftarrow 2'b_{01};
123
                                                        134
                             Jump_o \Leftarrow 2'b_0;
                                                                                     Jump_o \Leftarrow 2'b_0;
124
                                                        135
125 🖨
                       end
                                                        136 🖨
                                                                               end
                   35: begin //lw
                                                                           43: begin //sw
137 🖨
                                                        148 □
                             RegDst_o \Leftarrow 2'b00;
                                                                                     RegDst_o \Leftarrow 2'b^{00};
138
                                                        149
                             ALUSrc_o <= 1;
                                                                                     ALUSrc_o <= 1;
139
                                                        150
                             MemtoReg_o \Leftarrow 2'b01; 151
                                                                                     MemtoReg_o \Leftarrow 2'b_{00};
140
141
                             RegWrite_o <= 1;
                                                                                     RegWrite_o \Leftarrow 0;
                                                        152
                             MemRead_o <= 1;
                                                                                     MemRead_o \Leftarrow 0;
142
                                                        153
                             MemWrite_o \Leftarrow 0;
                                                                                     MemWrite_o <= 1;
143
                                                        154
                             Branch_o \Leftarrow 0;
                                                                                     Branch_o \Leftarrow 0;
144
                                                        155
                             ALV_{op_o} \Leftarrow 2'b_o;
145
                                                                                     ALV_{op_o} \Leftarrow 2'b_{oo};
                                                        156
                             Jump_o \Leftarrow 2'b00;
                                                                                     Jump_o \Leftarrow 2'b00;
146
                                                        157
147 🛆
                        end
                                                        158
                                                                                end
                     default: begin
159 🖨
                                      RegDst_o \Leftarrow 2'b01;
160
                                      ALUSrc_o <= 0;
161
                                      MemtoReg_o \ll 2'b_{00};
162
                                      RegWrite_o <= 1;
163
                                      MemRead_o \Leftarrow 0;
164
                                      MemWrite_o <= 0;
165
                                      Branch_o \Leftarrow 0;
166
167
                                      ALV_{op_o} \Leftarrow 2'b_{11};
                                      Jump_o \Leftarrow 2'b00;
168
169 🖨
                                end
170 🗀
               endcase
171 🛆 end
```

MUX_2to1.v 是基礎的 multiplexer,當 select 等於 0,輸出 source0,當 select 等於 1,輸出 source1。

另外還有 MUX_3to1. v,當 select 等於 0,輸出 source0,當 select 等於 1,輸出 source1,當 select 等於 2,輸出 source2。

```
32
     //Main function
     always @(data0_i, data1_i, data2_i, select_i)
33
34
     begin
          case (select_i)
35
36
              0: data o <= data0 i;
              1: data_o <= datal_i;
37
              2: data_o <= data2_i;
38
39
              default: data_o <= data0_i;</pre>
          endcase
40
41
    : end
```

Shift_Left_Two.v 是將 input data 往左 shift 2 bits。

```
17 //shift left 2
18 assign data_o = data_i << 2;
```

Sign_Extend. v 是將 input data 的 MSB 往左延伸 16 bits。

Simple_Single_CPU. v 是要把所有的 module 都接線,因此我設定了許多 wire, 並且設定好 module 的 input 和 output。

```
51 !
        //Greate componentes
 52
        ProgramCounter PC(
                                   //PC
53
                  .clk_i(clk_i),
                                            59
                                                  Adder Adder1(
                                                                        //PC+4
 54
                  .rst_i (rst_i),
                                                           .src1_i(32'd4),
                                            60
 55
                  .pc_in_i(pc_in_i),
                                            б1
                                                           .src2_i(pc_out_o),
 56
                  .pc_out_o(pc_out_o)
                                            62
                                                          .sum_o(pc_plus_four)
 57
                  );
                                            63
                                                          );
                                                   MUX_3to1 #(.size(5)) Mux_Write_Reg(
                                             70
                                             71
                                                            .data0_i(instruction[20:16]),
                                             72
                                                            .datal_i(instruction[15:11]),
                                                            .data2_i(5'b11111),
                                             73
65
     Instr_Memory IM(
                          //Instruction_memory
                                                            .select_i(regdst),
                                             74
бб
             .pc_addr_i(pc_out_o),
                                                            .data_o(write_register)
                                             75
67
             .instr_o(instruction)
             );
б8
                                             76
                                                            );
                                                        Decoder Decoder(
                                                                            //Decoder
                                     //Register_File 90
      Reg_File Registers(
78
                                                   91
                                                                .instr_op_i(instruction[31:26]),
               .clk_i(clk_i),
79
                                                   92
                                                                .instr_funct_i(instruction[5:0]),
               .rst_i(rst_i),
80
                                                   93
                                                                .RegWrite_o(regwrite),
               .RSaddr_i(instruction[25:21]),
81
                                                   94
                                                                .ALU_op_o(alu_op),
               .RTaddr_i(instruction[20:16]),
82
                                                   95
                                                                .ALUSrc_o(alusrc),
               .RDaddr_i(write_register),
                                                   96
                                                                .RegDst_o(regdst),
83
                                                   97
                                                                .Branch_o(branch),
84
               .RDdata_i(writedata),
                                                   98
                                                                .Jump_o(jump),
               .RegWrite_i(regwrite),
85
                                                   99
                                                                .MemRead_o(memread),
86
               .RSdata_o(read_data1),
                                                  100
                                                                .MemWrite_o(memwrite),
               .RTdata_o(read_data2)
87
                                                  101
                                                                .MemtoReg_o(memtoreg)
                                                  102
               );
88
      ALU_Ctrl AC(
                            //ALU_control
104
                                          110
                                                  Sign Extend SE(
                                                                            //Sign extend
105
               .funct_i(instruction[5:0]),
                                          111
                                                            .data_i(instruction[15:0]),
106
               .ALUOp_i(alu_op),
                                                            .data_o(sign_ext_o)
                                          112
               .ALUCtrl_o(alu_control)
107
                                          113
                                                            );
108
              );
                                                          ALU ALU(
                                                                                  //ALU
                                                  122
        MUX_2to1 #(.size(32)) Mux_ALUSrc(
115
                                                                   .src1_i(read_data1),
                                                   123
                  .data0_i(read_data2),
116
                                                   124
                                                                   .src2_i(alu_input2),
                  .datal_i(sign_ext_o),
117
                                                   125
                                                                   .ctrl_i(alu_control),
                  .select_i(alusrc),
118
                                                                   .result_o(alu_result),
                                                   126
                  .data_o(alu_input2)
119
                                                   127
                                                                   .zero_o(zero_o)
120
                  );
                                                   128
                                                                   );
```

```
130
       Data_Memory Data_Memory( //Data_memory
131
            .clk_i(clk_i),
132
            .addr_i(alu_result),
                                                          Adder Adder2(
                                                                                     //branch_adder
                                                  139
133
            .data_i(read_data2),
                                                  140
                                                                    .src1_i(pc_plus_four),
134
            .MemRead_i(memread),
                                                                    .src2_i(shift_left_o),
                                                  141
135
            .MemWrite_i(memwrite),
                                                                    .sum_o(branch_adder_o)
                                                  142
136
            .data_o(mem_data_o)
                                                  143
                                                                    );
137
           );
                                                      Shift_Left_Two_32 Shifter2( //jump_shift_left_2
145
      Shift_Left_Two_32 Shifter( //branch_shift_left_2 150
                                                              .data_i({6'b000000, instruction[25:0]}),
                                                151
146
              .data_i(sign_ext_o),
                                               152
                                                              .data_o(jump_addr)
147
              .data_o(shift_left_o)
                                                153
                                                             );
148
      MUX_2to1 #(.size(32)) Mux_Branch_Source( 162
                                                    MUX_3to1 #(.size(32)) Mux_PC_Src(
155
                                               163
                                                            .dataO_i(branch_addr_mux_o),
156
              .dataO_i(pc_plus_four),
                                                            .data1_i({pc_plus_four[31:28], jump_addr[27:0]}),
                                               164
157
               .datal_i(branch_adder_o),
                                               165
                                                            .data2_i(read_data1),
158
               .select_i(branch_control),
                                               166
                                                            .select_i(jump),
159
               .data_o(branch_addr_mux_o)
                                               167
                                                            .data_o(pc_in_i)
              );
160
                                               168
                                                           );
         MUX_3tol #(.size(32)) Mux_WriteReg_Src(
170
                   .data0_i(alu_result),
171
                   .data1_i(mem_data_o),
172
173
                   .data2_i(pc_plus_four),
174
                   .select_i(memtoreg),
                   .data_o(writedata)
175
176
                   );
177
         assign branch_control = branch & zero_o;
178
```

Finished part:

Test1:

可以看到在 PC = 20 的時候,也就是 jump j 的指令, jump 有成功運作,並且最後結果的值也都是正確的,代表 lw 和 sw 有成功運作。

| 1 | add: | i | | r1,r0 | 0,1 | l | |] | r 1=1 | 1 | | | | | | | | | | | | | | | | |
|------|--------|----|-----|--------|------------|-----|-----|----|-------|----|-----|-----|-----|-----|-----|------|----|---|-----|-----|---|----|-----|----|---|---|
| 2 : | add: | i | | r2,r0 | 0,2 | 2 | | 1 | r2=2 | 2 | | | | | | | | | | | | | | | | |
| 3 ¦ | add: | i | | r3,r0 | 0,3 | 3 | | 1 | r3=3 | 3 | | | | | | | | | | | | | | | | |
| 4 | add: | i | | r4, r0 | 0,4 | 1 | | 1 | r4=4 | 4 | | | | | | | | | | | | | | | | |
| 5 ¦ | add: | i | | r5,r0 | 0,5 | 5 | | 1 | r5=5 | 5 | | | | | | | | | | | | | | | | |
| 6 | jump | > | | j | | | | | | | | | | | | | | | | | | | | | | |
| 7 : | | 놤 | jum | p對: | , <u>]</u> | 大下 | 兩個a | dd | li將 | 不 | 會朝 | 衍 | | | | 1. | PC | = | | | | 0 | | | | |
| 8 : | add: | i | | r1,r0 | 0,3 | 31 | | | | r1 | =31 | | | | 2 | 2. | PC | = | | | | 4 | | | | |
| 9 ¦ | add: | i | | r2,r0 | 0,3 | 32 | | | | r2 | =32 | | | | 3 | 3. | PC | = | | | | 8 | | | | |
| 10 | | | | | | | | | | | | | | | ź | 1. | PC | = | | | | 12 | | | | |
| 11 | j: | | | | | | | | | | | | | | | 5. | PC | = | | | | 16 | | | | |
| 12 | sw | r | 1,0 | (r0) | | | m0= | :1 | | | | | | | (| 5. | PC | = | | | | 20 | | | | |
| 13 | sw | rá | 2,4 | (r0) | | | m1= | 2 | | | | | | | - | 7. | PC | = | | | | 32 | | | | |
| 14 | lw | r | 5,0 | (r0) | | | rб= | :1 | | | | | | | 8 | 3. | PC | = | | | | 36 | | | | |
| 15 | lw | r | 7,0 | (r4) | | | r7= | 2 | | | | | | | 9 |). | PC | = | | | | 40 | | | | |
| 16 | add | r | 8,r | 1,r3 | | | r8= | 4 | | | | | | | 10 |). | PC | = | | | | 44 | | | | |
| 17 | lw | r! | 9,4 | (r0) | | | r9= | 2 | | | | | | | 1 | 1. | PC | = | | | | 48 | | | | |
| - Re | gister | F | ile | _ | | | | | | | | - M | lem | югу | Dat | :a - | | | | | | | | | | |
| r0 | | | r1 | | 1 | r2 | = | 2 | r3 | = | 3 | | | | | m1 | = | : | 2 | m2 | = | 0 | n | n3 | = | 0 |
| r4 | = | 4 | r5 | = | 5 | гб | = | 1 | r7 | = | 2 | m² | = | | 0 | m5 | = | - | 0 | mб | = | 0 | n | n7 | = | 0 |
| r8 | = | 4 | r9 | = | 2 | r10 | = | 0 | r11 | = | 0 | m8 | 3 = | : | 0 | m9 | = | 1 | 0 m | 10 | = | 0 | m 1 | 11 | = | 0 |
| r12 | | | r13 | | | r14 | | | r15 | | 0 | | | | | m13 | | | О и | | | | | 15 | | 0 |
| r16 | | | r17 | | | r18 | | | r19 | | 0 | m16 | | | | | = | | 0 m | | | | | 19 | | 0 |
| r20 | | | r21 | | | r22 | | | r23 | | 0 | m20 | | | | | = | | 0 m | | | | | 23 | | 0 |
| r24 | | | r25 | | | r26 | | | r27 | | 0 | | | | | | = | | 0 m | | | | | 27 | | 0 |
| r28 | = | 0 | r29 | = 1 | 128 | r30 | = | 0 | r31 | = | 0 | m28 | 5 = | : | U | m29 | = | | 0 m | IJU | = | U | mo | 31 | = | 0 |

Test2:

前面幾次的 jump 都是 jal fib,也就是跳到 PC=20,並且在進入 exitfib 的 時候,會進行 Iw ra, 0(sp),還有 jr ra, m jr ra 會跳到 PC=56,也就是除了第一次外的前面幾次 jal 的下一個指令位置,這代表 jal 和 jr 都有成功運作。除此之外,中間幾次的 jump 也都有成功,而且在最後有跳回 PC=16,也就是 j final,並且結束程式,因此最後的輸出也是正確的。

```
43. PC =
                                           80
  11. PC =
                    44
                         44. PC =
                                           84
  12. PC =
                    48
                         45. PC =
                                           88
  13. PC =
                    52
                         46. PC =
                                           5б
                                              143. PC =
                                                                   84
  14. PC =
                    20
                         47. PC =
                                           60
                                               144. PC =
                                                                   88
  15. PC =
                    24
                         48. PC =
                                           б4
                                               145. PC =
                                                                   16
1 add r0,r0,r0
2 | addi a0,zero,4
                     <-f(4),改變r4的值代表 f(r4),若設太大可能要把data memory設大一些
3 | addi t1,zero,1
4 jal fib
                  <-JAL:當fib function結束後PC會跳到j final
   j final
б
7 fib:
                     //stack pointer -12
8 :
    addi sp,sp,-12
                  //以下三道sw將reg存入memory中
    sw ra,0(sp)
[0] sw s0,4(sp)
[1 : sw s1,8(sp)]
12 | add s0,a0,zero
13 beq s0,zero,re1
                     //判斷是否f(0)
[4 | beq s0,t1,re1
                     //判斷是否f(1)
15 | addi a0,s0,-1
[6 jal fib
17 add s1,zero,v0
18 ¦
   addi a0,s0,-2
19 jal fib
    add v0,v0,s1
22 exitfib:
23 | lw ra,0(sp)
24 \mid lw = 0,4(sp)
25 | lw s1,8(sp)
26 addi sp,sp,12
                      //function call結束
27
    ¦ jr ra
28
29 | rel:
30 | addi v0,zero,1
     j exitfib
31 !
32
33 | final:
34 ! nop
```

```
- Register File -
                                                                                                                                                                                                                                                                                                                                                      - Memory Data -
      r0 =
                                                               0 r1 =
                                                                                                                                 0 	ext{ r2} = 5 	ext{ r3} =
                                                                                                                                                                                                                                                                                                                            0 \quad mO =
                                                                                                                                                                                                                                                                                                                                                                                                                         0 m1 =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 \text{ m}2 = 0 \text{ m}3 =
                                                0 	ext{ r5} = 0 	ext{ r6} = 0 	ext{ r7} = 0 	ext{ m4} =
      r4 =
                                                                                                                                                                                                                                                                                                                                                                                                                     0 \text{ m5} = 0 \text{ m6} = 0 \text{ m7} =
                                                    0 r9 = 1 r10 = 0 r11 =
      r8 =
                                                                                                                                                                                                                                                                                                                           0 m8 =
                                                                                                                                                                                                                                                                                                                                                                                                                        0 \text{ m9} = 0 \text{ m10} = 0 \text{ m11} =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0
                                             0 \text{ r} 13 = 0 \text{ r} 14 = 0 \text{ r} 15 = 0 \text{ m} 12 = 0 \text{ m} 13 = 0 \text{ m} 14 = 0 \text{ m} 15 = 0 \text
r12 =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0
r16 =
                                                  0 r17 =
                                                                                                                                 0 r18 =
                                                                                                                                                                                                                       0 r19 = 0 m16 =
                                                                                                                                                                                                                                                                                                                                                                                                                  0 \text{ m} 17 = 0 \text{ m} 18 = 0 \text{ m} 19 =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0
r20 = 0 r21 = 0 r22 = 0 r23 = 0 m20 =
                                                                                                                                                                                                                                                                                                                                                                                                                   68 \text{ m} 21 = 2 \text{ m} 22 = 1 \text{ m} 23 = 68
                                                                                                                                 0 \text{ r} 25 = 0 \text{ r} 27 = 0 \text{ m} 24 = 2 \text{ m} 25 = 1 \text{ m} 26 =
r24 =
                                                 0 r25 =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           68 m27 =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         4
r28 = 0 r29 = 128 r30 = 0 r31 = 16 m28 = 3 m29 = 16 m30 = 0 m31 = 10 m28 = 10 m30 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0
```

Problems you met and solutions:

這次的 lab 和上次的問題都一樣,都是在於不好 debug,不過助教提供查看 waveform 的方式十分有效,可以讓我不用再一直盯著 code 卻找不到錯的地方。

Summary:

這次的 lab 是從上次做完的成品做進一步的延伸,在有了上次的經驗的情況下,這次的 lab 就顯得比較輕鬆,但還是有地方是需要多花時間才能完成的,例如 jal 和 jr 是上課沒有實做出來的部分,另外因為內容又比上次的還多,因此更需要將各個 module 都整理好,才會比較容易 debug。