
Computer Organization

Architecture diagrams:



Hardware module analysis:

Adder. v 把兩個 source 相加。

//Main function
assign sum_0 = src1_i + src2_i;

ALU_Ctrl. v 是利用 opcode 和 function code 得出控制 ALU 的 control signal,依照以下表格得出 ALUCtrl_o。

opcode	ALUOp	operation	funct	ALU funct	ALU ctrl
addi	00	addi	XXXXXX	add	0010
slti	01	slti	XXXXXX	slt	0111
beq	10	beq	XXXXXX	sub	0110
R-format	11	add	100000	add	0010
		sub	100010	sub	0110
		and	100100	and	0000
		or	100101	or	0001
		slt	101010	slt	0111

```
31 △ //Select exact operation
 32 🖨 always @(funct_i, ALUOp_i)
 33 🖨 begin
 34 🖯
           case (ALUOp_i)
 35
               0: ALUCtrl_o <= 4'b0010; //addi
 36
               1: ALUCtrl_o <= 4'b0111; //slti
 37
               2: ALUCtrl_o <= 4'b0110; //beq
               3: begin
 38 🖨
                        case (funct_i)
 39 🖨
                            32: ALUCtrl_o <= 4'b0010; //add
 40
                            34: ALUCtrl_o <= 4'b0110; //sub
 41
 42
                            36: ALUCtrl_o <= 4'b0000; //and
                            37: ALUCtrl_o <= 4'b0001; //or
 43
                            42: ALUCtrl o <= 4'b0111; //slt
 44
                        endcase
 45 🖨
                   end
 46 🗇
 47
               default: ALUCtrl_o <= 4'b0000;</pre>
 48 🖨
           endcase
 49 ← end
ALU. v 是使用課本的 ALU,有 and、or、add、subtract、set on less than、nor
這些功能。
35 A //Main function
36   assign zero_o = (result_o == 0);
37 🖨 always @(ctrl_i, srcl_i, src2_i)
38 ⊜ begin
         case (ctrl_i)
39 🖯
Ю
             0: result_o <= src1_i & src2_i;
             1: result_o <= src1_i | src2_i;
1
             2: result_o <= src1_i + src2_i;
12 !
             6: result_o ← src1_i - src2_i;
1.3
             7: result_o <= src1_i < src2_i ? 1 : 0;
14
15
             12: result_0 \leftarrow \sim (src1_i \mid src2_i);
             default: result_o <= 0;
ŀб
         endcase
17 白
```

18 **⊝ end**

Decoder. v 是將輸入的 op field 的值對應到相對應的功能,並且輸出各種 control signal,下表是對應的結果。

	R-format	addi	slti	Beq
0p5	0	0	0	0
0p4	0	0	0	0
0p3	0	1	1	0
0p2	0	0	0	1
0p1	0	0	1	0
0p0	0	0	0	0
RegDst	1	0	0	0
ALUSrc	0	1	1	0
RegWrite	1	1	1	0
Branch	0	0	0	1
ALUOp1	1	0	0	1
ALUOp0	1	0	1	0

```
41 △ //Main function
                                                     59 🖨
                                                                    8: begin //addi
                                                                             RegDst_o <= 0;
42 | always @(instr_op_i)
                                                     б0
                                                     б1
                                                                             ALUSrc_o <= 1;
43 🖨 begin
                                                     62
                                                                             RegWrite_o <= 1;
44 □
            case (instr_op_i)
                                                                             Branch_o \Leftarrow 0;
                                                     б3
45 🖨
                 0: begin //R-format
                                                                             ALV_{op_o} \Leftarrow 2'b_0;
                                                     б4
                          RegDst_o <= 1;
4б
                                                     65 🖨
                                                                         end
                          ALUSrc_o <= 0;
47
                                                                     10: begin //slti
                                                     66 🖨
                          RegWrite_o <= 1;
48
                                                                             RegDst_o <= 0;
                                                     б7
                          Branch_o \Leftarrow 0;
49
                                                                             ALUSrc_o <= 1;
                                                     68
                          ALV_{op_o} \leftarrow 2'b11;
                                                                             RegWrite_o <= 1;
50
                                                     69
                                                     70
                                                                             Branch_o \Leftarrow 0;
51 🖨
                      end
                                                     71
                                                                             ALV_{op_o} \Leftarrow 2'b01;
                 4: begin //beq
52 🖨
                                                     72 🖒
                                                                         end
                          RegDst_o \Leftarrow 0;
53
                                                                    default: begin
                                                     73 🖨
                           ALUSrc_0 \Leftarrow 0;
54
                                                     74
                                                                                  RegDst_o <= 1;
55
                          RegWrite_o \Leftarrow 0;
                                                     75
                                                                                  ALUSrc_o <= 0;
56
                          Branch_o <= 1;
                                                     76
                                                                                  RegWrite_o <= 1;
                          ALV_{op_o} \Leftarrow 2'b_{0};
57
                                                     77
                                                                                  Branch_o \Leftarrow 0;
58 🛆
                      end
                                                                                  ALU_op_o <= 2'b11;
                                                     78
```

MUX_2to1. v 是基礎的 multiplexer, 當 select 等於 0, 輸出 source0, 當 select 等於 1, 輸出 source1。

Shift_Left_Two.v 是將 input data 往左 shift 2 bits。

```
18 //shift left 2
19 assign data_o = data_i << 2;
```

Sign_Extend. v 是將 input data 的 MSB 往左延伸 16 bits。

Simple_Single_CPU. v 是要把所有的 module 都接線,因此我設定了許多 wire, 並且設定好 module 的 input 和 output。

```
45
      ProgramCounter PC(
                             //PC
4б
                .clk_i(clk_i),
                                         52
                                                Adder Adder1(
                                                                         //PC+4
47
                .rst_i (rst_i),
                                         53
                                                         .src1_i(32'd4),
48
                .pc_in_i(pc_in_i),
                                         54
                                                         .src2_i(pc_out_o),
                .pc_out_o(pc_out_o)
49
                                         55
                                                         .sum_o(pc_plus_four)
50
               );
                                         56 1
                                                         );
                                                63
                                                      MUX_2to1 #(.size(5)) Mux_Write_Reg(
                                                б4
                                                              .data0_i(instruction[20:16]),
     Instr_Memory IM(
58
                           //Instruction_memory
                                                              .datal_i(instruction[15:11]),
                                                65
59
             .pc_addr_i(pc_out_o),
                                                             .select_i(regdst),
                                                бб
60
             .instr_o(instruction)
                                                              .data_o(write_register)
                                                67
             );
б1
                                                68
                                                             );
```

```
70
      Reg_File RF(
                           //Register File
71
              .clk_i(clk_i),
72
              .rst_i(rst_i),
73
              .RSaddr_i(instruction[25:21]),
                                             82
                                                   Decoder Decoder(
                                                                        //Decoder
74
              .RTaddr_i(instruction[20:16]),
                                             83
                                                           .instr_op_i(instruction[31:26]),
75
              .RDaddr_i(write_register),
                                             84
                                                           .RegWrite_o(regwrite),
76
              .RDdata_i(alu_result),
                                             85
                                                           .ALU_op_o(alu_op),
              .RegWrite_i(regwrite),
77
                                             86
                                                           .ALUSrc_o(alusrc),
              .RSdata_o(read_data1),
78
                                             87
                                                           .RegDst_o(regdst),
              .RTdata_o(read_data2)
79
                                             88
                                                           .Branch_o(branch)
80
                                             89
                                                           );
91
      ALU_Ctrl AC(
                            //ALU_control
                                                  Sign_Extend SE(
                                                                           //Sign extend
                                           97
92
              .funct_i(instruction[5:0]),
                                                            .data_i(instruction[15:0]),
                                           98
93
              .ALUOp_i(alu_op),
                                                            .data_o(sign_ext_o)
                                           99
94
              .ALUCtrl_o(alu_control)
                                          100
                                                           );
95
              );
                                                         ALV ALV(
                                                                                 //ALU
                                                  109
       MUX_2to1 #(.size(32)) Mux_ALUSrc(
102
                                                                  .srcl_i(read_data1),
                                                  110
                  .data0_i(read_data2),
103
                                                                  .src2_i(alu_input2),
                                                  111
                  .datal_i(sign_ext_o),
104
                                                                  .ctrl_i(alu_control),
                                                  112
                  .select_i(alusrc),
105
                                                                  .result_o(alu_result),
                                                  113
                  .data_o(alu_input2)
106
                                                                  .zero_o(zero_o)
                                                  114
107
                 );
                                                  115
                                                                  );
117
       Adder Adder2(
                              //branch adder
118
                .srcl_i(pc_plus_four),
                                                    Shift_Left_Two_32 Shifter( //shift_left_2
                                              123
119
                .src2_i(shift_left_o),
                                              124
                                                            .data_i(sign_ext_o),
                .sum_o(branch_adder_o)
120
                                              125
                                                            .data_o(shift_left_o)
               );
121
                                              126
                                                            );
        MUX_2to1 #(.size(32)) Mux_PC_Source(
128
                 .data0_i(pc_plus_four),
129
130
                  .datal_i(branch_adder_o),
                 .select_i(pc_source_control),
131
                 .data_o(pc_in_i)
132
133
                 );
135
        assign pc_source_control = branch & zero_o;
```

```
23
     wire [32-1:0] pc_in_i;
      wire [32-1:0] pc_out_o;
24 i
25
      wire [32-1:0] pc_plus_four;
      wire [32-1:0] instruction;
26
27
      wire
                    regdst;
      wire
28
                    regwrite;
29
      wire
                    alusro;
      wire [2-1: 0] alu_op;
30
      wire
                    branch;
31
      wire [5-1:0] write_register;
32
      wire [32-1:0] alu_result;
33
34
      wire [32-1:0] read_data1;
      wire [32-1:0] read_data2;
35
36
      wire [4-1:0] alu_control;
37
      wire [32-1:0] alu_input2;
     wire [32-1:0] sign_ext_o;
38
      wire
39
                    zero_o;
      wire [32-1:0] shift_left_o;
40
41
      wire [32-1:0] branch_adder_o;
42
      wire
                    pc_source_control;
```

Finished part:

```
Test1:
```

```
addi r1, r0, 10 \Rightarrow r1 = r0 + 10
                                                        => r1 = 10
addi r2, r0, 4 \Rightarrow r2 = r0 + 4
                                                        => r2 = 4
slt r3, r1, r2
                  \Rightarrow r3 = (r1 < r2) ? 1 : 0
                                                        => r3 = 0
beg r3, r0, 1
                  \Rightarrow if(r3 == r0) pc += 4 + 1 * 4 \Rightarrow pc = pc + 8
                                                        => r4 = 14
add r4, r1, r2
                => r4 = r1 + r2
                                                        => r5 = 6
sub r5, r1, r2 \Rightarrow r5 = r1 - r2
     r0=
                 0
                10
     r1=
     r2=
                 4
     r3=
                 0
     r4=
                 0
     r5=
                 б
                 0
     гб=
```

Test2:

addi r6, r0, 2
$$\Rightarrow$$
 r6 = r0 + 2
addi r7, r0, 14 \Rightarrow r7 = r0 + 14
and r8, r6, r7 \Rightarrow r8 = r6 & r7
or r9, r6, r7 \Rightarrow r9 = r6 | r7
addi r6, r6, -1 \Rightarrow r6 = r6 + (-1)
slti r1, r6, 1 \Rightarrow r1 = (r6 < 1) ? 1 : 0
beq r1, r0, -5 \Rightarrow if(r1 == r0) pc += 4 + (-5) * 4

每個 instruction 改變的值

```
=> r6 = 2
                                        0
=> r7 = 14
                           r0=
                                        1
                           r1=
=> r8 = 2
                                        0
                            r2=
=> r9 = 14
                            r3=
                                        0
=> r6 = 1
                            r4=
                                        0
=> r1 = 0
                                        0
\Rightarrow pc = pc - 16
                            r5=
=> r8 = 0
                            тб=
                                        0
                            r7=
=> r9 = 15
                                       14
                            r8=
                                       0
=> r6 = 0
                            r9=
                                       15
=> r1 = 1
```

Problems you met and solutions:

在實作的過程,並沒有遇到什麼問題,唯一的問題是這次的 Lab 很難 DEBUG,因為可能影響的因素有很多,而且又不像其他程式語言可以很容易地將變數的值 print 出來,最後的解決辦法是先看有沒有打錯字,接著再去檢查各個 module 有沒有錯,並且一邊修改測資,觀察答案是否是預期的答案。

Summary:

這次的 Lab 是實作一個 single cycle cpu,雖然看起來很複雜,但實際上也只是將各個簡單的 module 接線,但線接到後面也是有點亂,而且也很容易因為一個小錯,就讓答案變得很奇怪,而且也不好 debug,我覺得這次的 Lab 很考驗細心的程度。