
Computer Organization Lab4

ID:110550063 Name:張博凱

Architecture diagrams:

我將連接到 MemtoReg 的 mux 的 0 和 1 對調,比較符合之前的習慣,並且加上 clock 和 reset。



Hardware module analysis:

Adder. v 把兩個 source 相加。

//Main function
assign sum_o = src1_i + src2_i;

ALU_Ctrl.v 是利用 opcode 和 function code 得出控制 ALU 的 control signal,依照以下表格得出 ALUCtrl_o,和 Lab3 不一樣的是,這次多了 xor 和 mult 要處理。

opcode	ALU0p	operation	funct	ALU funct	ALU ctrl
addi	00	addi	XXXXXX	add	0010
1w		1w	XXXXXX	add	0010
SW		SW	XXXXXX	add	0010
slti	01	slti	XXXXXX	slt	0111
beq	10	beq	XXXXXX	sub	0110
R-format	11	add	100000	add	0010
		sub	100010	sub	0110
		and	100100	and	0000
		or	100101	or	0001
		xor	100110	xor	1111
		slt	101010	slt	0111
		mult	011000	mult	0011

```
31 🖨 always @(funct_i, ALUOp_i)
32 🖨 begin
33 🖨
          case (ALUOp_i)
              0: ALUCtrl_o <= 4'b0010; //addi lw sw
34
              1: ALUCtrl_o <= 4'b0111; //slti
35
              2: ALUCtrl_o <= 4'b0110; //beq
36
              3: begin
37 □
                      case (funct_i)
38 🖨
                           24: ALUCtrl_o <= 4'b0011; //mult
39
                           32: ALUCtrl_o <= 4'b0010; //add
40
                           34: ALUCtrl_o <= 4'b0110; //sub
41
                           36: ALUCtrl_o <= 4'b0000; //and
42
                           37: ALUCtrl_o \Leftarrow 4'b0001; //or
43
                           38: ALUCtrl_o <= 4'b1111; //xor
44
45
                           42: ALUCtrl_o <= 4'b0111; //slt
                       endcase
46 🗇
                  end
47 🖒
              default: ALUCtrl_o <= 4'b0000;</pre>
48
49 🖨
          endcase
50 🖒 end
```

ALU. v 是 ALU, 有 and、or、add、subtract、set on less than、nor 這些功能,除此之外,再增加 xor 和 mult,這兩個是 Lab3 沒有的。

```
34 //Main function
35 | assign zero_o = (result_o == 0);
36 = always @(ctrl_i, src1_i, src2_i)
37 🖨 begin
          case (ctrl_i)
38 🖨
39
              0: result_o <= src1_i & src2_i;
              1: result_o <= srcl_i | src2_i;
40
              2: result_o <= src1_i + src2_i;
41
              3: result_o <= src1_i * src2_i;
42
              6: result_o ← srcl_i - src2_i;
43
              7: result_o \ll src1_i < src2_i ? 1 : 0;
44
45
              12: result_o \leftarrow \sim (src1_i \mid src2_i);
              15: result_o <= src1_i ^ src2_i;
46
47
              default: result_o <= 0;
          endcase
48 A
49 🖒 end
```

Decoder. v 是將輸入的 op field 的值對應到相對應的功能,最後輸出各種 control signal,下表是對應的結果,和 Lab3 相比,少了 jump、jal、jr。

	R-format	addi	1w	SW	slti	Beq
0p5	0	0	1	1	0	0
0p4	0	0	0	0	0	0
0p3	0	1	0	1	1	0
0p2	0	0	0	0	0	1
0p1	0	0	1	1	1	0
0p0	0	0	1	1	0	0
RegDst	1	0	0	0	0	0
ALUSrc	0	1	1	1	1	0
MemtoReg	0	0	1	0	0	0
RegWrite	1	1	1	0	1	0
MemRead	0	0	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	0	1
ALUOp1	1	0	0	0	0	1
ALUOp0	1	0	0	0	1	0

```
//Main function
        always @(instr_op_i, instr_funct_i)
 53 🖨
        begin
 54 🖨
             case (instr_op_i)
 55 ⊜
                                                                         4: begin //beq
                                                       66 🖨
                  0: begin //R-format
 56 🖨
                                                                                   RegDst_o \Leftarrow 0;
                                                       б7
                           RegDst_o <= 1;
 57
                                                                                   ALUSrc_o <= 0;
                                                       б8
                            ALUSrc_o <= 0;
 58
                                                                                   MemtoReg_o \Leftarrow 0;
                                                       69
                           MemtoReg_o \Leftarrow 0;
 59
                                                                                   RegWrite_o <= 0;
                                                       70
                           RegWrite_o <= 1;
 б0
                                                                                   MemRead_o \Leftarrow 0;
                                                       71
                           MemRead_o \leftarrow 0;
 б1
                                                                                   MemWrite_o <= 0;
                           MemWrite_o <= 0;
                                                       72
 62
                                                                                   Branch_o <= 1;
                           Branch_o \Leftarrow 0;
                                                       73
 63
                           ALV_{op_o} \Leftarrow 2'b11;
                                                                                   ALV_{op_o} \leftarrow 2'b_{0};
 б4
                                                       74
 65 🖨
                       end
                                                       75 🛆
                                                                              end
                                                      86 🖨
                                                                         10: begin //slti
                   8: begin //addi
 76 Ė
                                                                                   RegDst_o \Leftarrow 0;
                                                      87
                             RegDst_o \Leftarrow 0;
 77
                                                                                   ALUSrc_o <= 1;
                                                      88
 78
                             ALUSrc_o <= 1;
                                                                                   MemtoReg_o \Leftarrow 0;
                                                      89
                             MemtoReg_o \Leftarrow 0;
 79
                                                                                   RegWrite_o <= 1;
                                                      90
                             RegWrite_o <= 1;
 80
                                                                                   MemRead_o \Leftarrow 0;
                             MemRead_o \Leftarrow 0;
                                                      91
 81
                                                                                   MemWrite_o <= 0;
                             MemWrite_o <= 0;
                                                      92
 82
                             Branch_o \Leftarrow 0;
                                                                                   Branch_o \Leftarrow 0;
 83
                                                      93
                             ALV_{op_o} \leftarrow 2'b_{00};
 84
                                                      94
                                                                                   ALV_{op_o} \leftarrow 2'b01;
 85 🛆
                        end
                                                      95 🛆
                                                                              end
                  35: begin //lw
96 ⊟
                                                                         43: begin //sw
                                                       106 🖨
97
                             RegDst_o \Leftarrow 0;
                                                       107
                                                                                    RegDst_o \Leftarrow 0;
                             ALUSrc_o <= 1;
98
                                                                                    ALUSrc_o <= 1;
                                                       108
                            MemtoReg_o <= 1;
99
                                                                                    MemtoReg_o \Leftarrow 0;
                                                       109
                            RegWrite_o <= 1;
100
                                                                                    RegWrite_o <= 0;
                                                       110
                            MemRead_o \ll 1;
                                                                                    MemRead_o \Leftarrow 0;
101
                                                       111
                            MemWrite_o \Leftarrow 0;
                                                                                   MemWrite_o <= 1;
102
                                                       112
                            Branch_o \leq 0;
                                                                                   Branch_o \Leftarrow 0;
                                                       113
103
                                                                                    ALV_{op_o} \leftarrow 2'b_{00};
                             ALV_{op_o} \leftarrow 2'b_{00};
                                                       114
104
                                                                               end
                                                       115 🛆
105
                        end
```

```
116 🖨
               default: begin
                           RegDst_o <= 1;
117
                           ALUSrc_o <= 0;
118
                           MemtoReg_o \Leftarrow 0;
119
                           RegWrite_o <= 1;
120
121
                           MemRead_o \Leftarrow 0;
                           MemWrite_o <= 0;
122
                           Branch_o \Leftarrow 0;
123
                           ALV_{op_o} \Leftarrow 2'b11;
124
125 🛆
                       end
126 🖨
           endcase
127 🖨 end
MUX_2to1.v 是基礎的 multiplexer,當 select 等於 0,輸出 source0,當
select 等於 1,輸出 sourcel。
31 //Main function
32 🖨 always @(data0_i, data1_i, select_i)
33 🖵 begin
34 🖨
          case (select_i)
              0: data_o <= data0_i;
35
36
              1: data_o <= datal_i;
37
              default: data_o <= data0_i;</pre>
38 🛆
          endcase
39 🖨 end
Shift_Left_Two.v 是將 input data 往左 shift 2 bits。
17 //shift left 2
 18 | assign data_o = data_i << 2;
Sign_Extend. v 是將 input data 的 MSB 往左延伸 16 bits。
22
      //Sign extended
      assign data_o = {{16{data_i[15]}}}, data_i[15:0]};
```

Pipelined_CPU. v 是要把所有的 module 都接線,因此我設定了許多 wire,wire 的名稱基本上都是它的功能再加上他在哪個 state,並且設定好 module 的 input 和 output,這次因為是 pipeline 的結構,多了 pipeline register,因此和之前的 Lab 會相差許多。

Simulation results:

以 write register 為例,從圖可以看到,有 pipeline 的效果,名稱不同表示它在不同的 state 的值,其餘的線路也有同樣的效果。

> write_register_ex[4:0]	01	00	01	02	03	01	04
> write_register_mem[4:0]	00	0	0	01	02	03	01
> write_register_wb[4:0] 00		00			01	02	03

Test1:

- Register File -3 r2 =4 r3 = r0 =0 r1 =1 r4 =б r5 = 2 r6 = 7 r7 =1 r8 = 1 r9 = 0 r10 =3 r11 =0 r12 =0 r13 =0 r 14 =0 r15 =0 r16 = 0 r17 =0 r18 =0 r19 =0 r20 =0 r21 =0 r22 =0 r 23 =0 r24 = 0 r 25 =0 r26 = 0 r27 =0 0 r30 =r28 = 0 r29 =0 r 31 =0
 - Memory Data -

Test2:

```
- Register File -
                                             4 r3 =
 r0 =
             0 r1 =
                             0 r2 =
                                                             5
 r4 =
            49 r5 =
                             0 гб =
                                             3 r7 =
                                                              5
 r8 =
           1 r9 =
                             0 r10 =
                                             7 \text{ r11} =
                                                              7
r12 =
             0 r13 =
                             0 \text{ r} 14 =
                                             0 \text{ r15} =
                                                              0
r16 =
             0 r17 =
                             0 \text{ r18} =
                                             0 r19 =
                                                              0
r20 = 
             0 \text{ r} 21 =
                             0 r22 =
                                             0 r23 =
                                                              0
             0 \text{ r} 25 =
                             0 r26 =
r24 =
                                             0 \text{ r} 27 =
                                                              0
r28 =
             0 r29 =
                             0 r30 =
                                             0 r31 =
                                                              0
- Memory Data -
                             7 m2 =
 mO =
             0 m1 =
                                              0 \text{ m3} =
                                                              0
             0 m5 =
                             0 мб=
                                              0 m7 =
 m4 =
                                                              0
             0 m9 =
                             0 \text{ m} 10 =
 m8 =
                                              0 \text{ m} 11 =
                                                              0
m12 =
             0 \text{ m} 13 =
                             0 \text{ m} 14 =
                                              0 \text{ m} 15 =
                                                              0
m16 =
             0 \text{ m} 17 =
                             0 \text{ m} 18 =
                                              0 \text{ m} 19 =
                                                              0
                                              0 \text{ m} 23 =
m20 =
             0 \text{ m} 21 =
                             0 \text{ m} 22 =
                                                              0
```

0 m26 =

0 m 30 =

Test3:

m24 =

m28 =

data hazard 發生時,如果不用 forwarding 解決的話,中間需要有兩個 instructions,才能在 id state 取用 register file 時,wb state 已經將結果寫入 register file。因此我選擇交換 instruction 的位置,讓會發生 data hazard 的 instruction 中間都有兩個 instructions,以下為順序:

0 m 27 =

0 m 31 =

0

1 -> 10 -> 3 -> 2 -> 4 -> 5 -> 8 -> 7 -> 6 -> 9

0 m 25 =

0 m 29 =

1和2中間放兩個,5和6中間放兩個,8和9中間放兩個。

- 1 0010000000000010000000000010000 2 0010000000010010000000001100100
- 3 | 0010000000001100000000001000
- 4 0010000001000100000000000000100
- 5 | 1010110000000010000000000000100
- 6 : 10001100000001000000000000000100
- 7 00100000001001110000000000001010
- 8 | 0000000011000010011000000100000
- 9 ; 00000000100000110010100000100010
- 10 00000000111000110100000000100100

- Register File r0 =0 r1 =16 r2 = 20 r3 = 8 r4 = 16 r5 = 8 r6 = 24 r7 = 26 r8 = 8 r9 = 100 r 10 =0 r11 =0 r12 = 0 r13 = 0 r14 =0 r15 = 0 0 r17 =0 r18 =r16 = 0 r19 =0 0 r21 =r20 = 0 r22 =0 r23 =0 r24 = 0 r25 =0 r26 = 0 r27 =0 r28 = 0 r29 =0 r30 =0 r 31 =- Memory Data mO =0 m1 =16 m2 = 0 m3 =0 0 m5 =m4 =0 ონ= 0 m7 =0 m8 = 0 m9 =0 m 10 =0 m 11 =0 m12 =0 m 13 =0 m 14 =0 m 15 =0 m 17 =m16 = 0 m 18 =0 m 19 =0 0 m 21 =0 m 22 =m20 = 0 m 23 =m24 =0 m25 = 0 m26 = 0 m 27 =0 0 m29 =0 m 30 =m28 = 0 m 31 =0

Problems you met and solutions:

這次的 lab 是寫 pipeline cpu,相較於前面幾次的 lab 又更亂更雜,在想每個 wire 的名字時想不到好的方式去命名,原本是想要沿用上次的命名方式,可是 這次的 wire 太多,所以作罷。不過之後想到可以利用所在的 state 去分類,並 且把每個功能相同 wire 都命名成一樣的名字,只修改最後的 state 名,這樣下來可讀性也大幅提升。

Summary:

這次做得 pipeline cpu,原本想說會很複雜且不好做,但仔細看就能發現,其實這次要實作的部分,絕大部分都是在接線,除此之外,只需要在 alu、alu_ctrl、和 decoder 做出些微的修改,讓整個 cpu 可以實作出 xor 和 mult 的功能即可,有了之前的 lab 的經驗,整體的難度不高,只不過在打的時候要格外小心,以免錯在一些小地方而 debug 不出來。