
KARTHICK RAJA B 126004121

Given:

This is a Moore state machine with two states, two inputs, and one output. Implement this state machine.



Verilog Code:

```
module moore machine (
  input clk,
  input reset,
  input j,
  input k,
  output reg out
);
  parameter OFF = 1'b0;
  parameter ON = 1'b1;
  reg current_state, next_state;
  always @(posedge clk or posedge reset) begin
    if (reset)
       current state <= OFF;
     else
       current state <= next state;</pre>
  end
  always @(*) begin
```

```
case (current state)
    OFF: begin
       if (j)
         next state = ON;
       else
         next state = OFF;
    end
    ON: begin
       if (k)
         next_state = OFF;
       else
         next state = ON;
    end
    default: next state = OFF;
  endcase
end
always @(*) begin
  case (current state)
    OFF: out = 0;
    ON: out = 1;
    default: out = 0;
  endcase
end
```

endmodule

Testbench code:

```
`timescale 1ns / 1ps
module moore_machine_tb();
  reg clk;
  reg reset;
```

```
reg j;
  reg k;
  wire out;
moore machine uut (
     .clk(clk),
     .reset(reset),
     .j(j),
     .k(k),
     .out(out)
  );
   always #5 clk = \simclk;
   initial begin
     clk = 0;
     reset = 1;
     j = 0;
     k = 0;
     #10;
     reset = 0;
     #10 j = 1;
     #10 j = 0;
     #10 k = 1;
     #10 k = 0;
     #10 j = 1;
     #10 j = 0;
     #10 \text{ reset} = 1;
     #10 \text{ reset} = 0;
     #10;
     $finish;
  end
```

endmodule

Functional Simulation:

\$ 1+	Msgs						
/moore_machine_tb	1					TIL.	
/moore_machine_tb /moore_machine_tb/j	0						
<pre>/moore_machine_tb/j</pre>	1						1
/moore_machine_tb/k							\perp
/moore_machine_tb	St1						