
KARTHICK RAJA B 126004121

Given:

Design a 2:1 multiplexer using Conditional select operator and use it as a component to build the following architecture.



Verilog code:

```
module RTL_Day_12(inp,shift,out);
input[7:0] inp;
input[2:0] shift;
output [7:0] out;
wire [7:0] stage1, stage2;

// Stage 1: Shift by 1 bit if shift(0) is set
assign stage1 = shift[0] ? {inp[6:0], 1'b0} : inp;

// Stage 2: Shift by 2 bits if shift(1) is set
assign stage2 = shift[1] ? {stage1[5:0], 2'b00} : stage1;

// Stage 3: Shift by 4 bits if shift(2) is set
assign out = shift[2] ? {stage2[3:0], 4'b0000} : stage2;
```

endmodule

```
Testbench code:
module test bench tb12();
reg[7:0] inp;
reg[2:0] shift;
wire[7:0] out;
wire[7:0] stage1, stage2;
RTL Day 12 m12(inp,shift,out);
initial
begin
inp = 8'b10110011; shift = 3'b000; #100; // No shift
inp = 8'b10110011; shift = 3'b001; #100; // Shift left by 1
inp = 8'b10110011; shift = 3'b010; #100; // Shift left by 2
inp = 8'b10110011; shift = 3'b011; #100; // Shift left by 3
inp = 8'b10110011; shift = 3'b100; #100; // Shift left by 4
inp = 8'b10110011; shift = 3'b101; #100; // Shift left by 5
inp = 8'b10110011; shift = 3'b110; #100; // Shift left by 6
inp = 8'b10110011; shift = 3'b111; #100; // Shift left by 7
```

Functional Simulation:

end

endmodule

