

axi_mem_intercon
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
AXI Interconnect
ps7_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M00_AXI
M01_AXI
AXI Interconnect
axi_dma_0
S_AXI_LITE
s_axi_lite_aclk
m_axi_mm2s_aclk
axi_resetn
M_AXI_MM2S
M_AXIS_MM2S
mm2s_prmry_reset_out_n
mm2s_introut
AXI Direct Memory Access
xlconcat_0
In0[0:0]
In1[0:0]
dout[1:0]
Concat
top_v1_axi_0
s_axis
s_axi
aclk
aresetn
irq_done
RTL
top_v1_axi_v1_0
processing_system7_0
S_AXI_HP0_FIFO_CTRL
S_AXI_HP0
M_AXI_GP0_ACLK
S_AXI_HP0_ACLK
IRQ_F2P[1:0]
DDR
FIXED_IO
USBIND_0
M_AXI_GP0
FCLK_CLK0
FCLK_RESET0_N
ZYNQ7 Processing System
DDR
FIXED_IO
rst_ps7_0_66M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset