# Gyro SPI with STM32F427VIT6 - ARTPART Assessment 1.0

Generated by Doxygen 1.9.8

1 Topic Index	1
1.1 Topics	1
2 Data Structure Index	3
2.1 Data Structures	3
3 File Index 5	5
3.1 File List	ō
4 Topic Documentation 7	7
4.1 I3G4250D	7
4.1.1 Detailed Description	3
4.1.2 Macro Definition Documentation	4
4.1.2.1weak	4
4.1.2.2   13G4250D_CTRL_REG1	4
4.1.2.3  3G4250D_CTRL_REG2	4
4.1.2.4   13G4250D_CTRL_REG3	4
4.1.2.5   13G4250D_CTRL_REG4	4
4.1.2.6 I3G4250D_CTRL_REG5	4
4.1.2.7   13G4250D_FIFO_CTRL_REG	4
4.1.2.8 I3G4250D_FIFO_SRC_REG	4
4.1.2.9	4
4.1.2.10 I3G4250D_INT1_DURATION	4
4.1.2.11  3G4250D_INT1_SRC	5
4.1.2.12  3G4250D_INT1_TSH_XH	5
4.1.2.13 I3G4250D_INT1_TSH_XL	5
4.1.2.14  3G4250D_INT1_TSH_YH	5
4.1.2.15   I3G4250D_INT1_TSH_YL	5
4.1.2.16   I3G4250D_INT1_TSH_ZH	5
4.1.2.17   I3G4250D_INT1_TSH_ZL	5
4.1.2.18 I3G4250D_OUT_TEMP	5
4.1.2.19   I3G4250D_OUT_X_H	5
4.1.2.20 I3G4250D_OUT_X_L	5
4.1.2.21 I3G4250D_OUT_Y_H	3
4.1.2.22 I3G4250D_OUT_Y_L	3
4.1.2.23 I3G4250D_OUT_Z_H	3
4.1.2.24 I3G4250D OUT Z L	3
4.1.2.25 I3G4250D_REFERENCE	3
4.1.2.26 I3G4250D_STATUS_REG	3
4.1.2.27  3G4250D_WHO_AM_I	
4.1.3 Enumeration Type Documentation	
4.1.3.1 i3g4250d_and_or_t	
4.1.3.2 i3g4250d_ble_t	7

4.1.3.3 i3g4250d_bw_t	17
4.1.3.4 i3g4250d_dr_t	17
4.1.3.5 i3g4250d_fifo_mode_t	17
4.1.3.6 i3g4250d_fs_t	18
4.1.3.7 i3g4250d_h_lactive_t	18
4.1.3.8 i3g4250d_hpcf_t	18
4.1.3.9 i3g4250d_hpm_t	19
4.1.3.10 i3g4250d_int1_sel_t	19
4.1.3.11 i3g4250d_lir_t	19
4.1.3.12 i3g4250d_out_sel_t	19
4.1.3.13 i3g4250d_pp_od_t	19
4.1.3.14 i3g4250d_sim_t	20
4.1.3.15 i3g4250d_st_t	20
4.1.4 Function Documentation	20
4.1.4.1 i3g4250d_angular_rate_raw_get()	20
4.1.4.2 i3g4250d_axis_x_data_get()	21
4.1.4.3 i3g4250d_axis_x_data_set()	21
4.1.4.4 i3g4250d_axis_y_data_get()	21
4.1.4.5 i3g4250d_axis_y_data_set()	21
4.1.4.6 i3g4250d_axis_z_data_get()	22
4.1.4.7 i3g4250d_axis_z_data_set()	22
4.1.4.8 i3g4250d_boot_get()	22
4.1.4.9 i3g4250d_boot_set()	22
4.1.4.10 i3g4250d_data_format_get()	23
4.1.4.11 i3g4250d_data_format_set()	24
4.1.4.12 i3g4250d_data_rate_get()	24
4.1.4.13 i3g4250d_data_rate_set()	25
4.1.4.14 i3g4250d_device_id_get()	26
4.1.4.15 i3g4250d_fifo_data_level_get()	27
4.1.4.16 i3g4250d_fifo_empty_flag_get()	28
4.1.4.17 i3g4250d_fifo_enable_get()	28
4.1.4.18 i3g4250d_fifo_enable_set()	29
4.1.4.19 i3g4250d_fifo_mode_get()	30
4.1.4.20 i3g4250d_fifo_mode_set()	30
4.1.4.21 i3g4250d_fifo_ovr_flag_get()	32
4.1.4.22 i3g4250d_fifo_watermark_get()	33
4.1.4.23 i3g4250d_fifo_watermark_set()	33
4.1.4.24 i3g4250d_fifo_wtm_flag_get()	34
4.1.4.25 i3g4250d_filter_path_get()	35
4.1.4.26 i3g4250d_filter_path_internal_get()	35
4.1.4.27 i3g4250d_filter_path_internal_set()	36
4.1.4.28 i3g4250d_filter_path_set()	37

4.1.4.29 i3g4250d_flag_data_ready_get()
4.1.4.30 i3g4250d_from_fs245dps_to_mdps()
4.1.4.31 i3g4250d_from_lsb_to_celsius()
4.1.4.32 i3g4250d_full_scale_get()
4.1.4.33 i3g4250d_full_scale_set()
4.1.4.34 i3g4250d_hp_bandwidth_get()
4.1.4.35 i3g4250d_hp_bandwidth_set()
4.1.4.36 i3g4250d_hp_mode_get()
4.1.4.37 i3g4250d_hp_mode_set()
4.1.4.38 i3g4250d_hp_reference_value_get()
4.1.4.39 i3g4250d_hp_reference_value_set()
4.1.4.40 i3g4250d_int_notification_get()
4.1.4.41 i3g4250d_int_notification_set()
4.1.4.42 i3g4250d_int_on_threshold_conf_get()
4.1.4.43 i3g4250d_int_on_threshold_conf_set()
4.1.4.44 i3g4250d_int_on_threshold_dur_get()
4.1.4.45 i3g4250d_int_on_threshold_dur_set()
4.1.4.46 i3g4250d_int_on_threshold_mode_get()
4.1.4.47 i3g4250d_int_on_threshold_mode_set()
4.1.4.48 i3g4250d_int_on_threshold_src_get()
4.1.4.49 i3g4250d_int_x_threshold_get()
4.1.4.50 i3g4250d_int_x_threshold_set()
4.1.4.51 i3g4250d_int_y_threshold_get()
4.1.4.52 i3g4250d_int_y_threshold_set()
4.1.4.53 i3g4250d_int_z_threshold_get()
4.1.4.54 i3g4250d_int_z_threshold_set()
4.1.4.55 i3g4250d_lp_bandwidth_get()
4.1.4.56 i3g4250d_lp_bandwidth_set()
4.1.4.57 i3g4250d_pin_int1_route_get()
4.1.4.58 i3g4250d_pin_int1_route_set()
4.1.4.59 i3g4250d_pin_int2_route_get()
4.1.4.60 i3g4250d_pin_int2_route_set()
4.1.4.61 i3g4250d_pin_mode_get()
4.1.4.62 i3g4250d_pin_mode_set()
4.1.4.63 i3g4250d_pin_polarity_get()
4.1.4.64 i3g4250d_pin_polarity_set()
4.1.4.65 i3g4250d_read_reg()
4.1.4.66 i3g4250d_self_test_get()
4.1.4.67 i3g4250d_self_test_set()
4.1.4.68 i3g4250d_spi_mode_get()
4.1.4.69 i3g4250d_spi_mode_set()
4.1.4.70 i3q4250d status req get()

4.1.4.71 i3g4250d_temperature_raw_get()
4.1.4.72 i3g4250d_write_reg()
4.1.5 I3G4250D_Interfaces_Functions
4.1.5.1 Detailed Description
4.1.5.2 Function Documentation
4.1.6 I3G4250D_Sensitivity
4.1.6.1 Detailed Description
4.1.6.2 Function Documentation
4.1.7 I3G4250D_data_generation
4.1.7.1 Detailed Description
4.1.7.2 Function Documentation
4.1.8 I3G4250D_Dataoutput
4.1.8.1 Detailed Description
4.1.8.2 Function Documentation
4.1.9 I3G4250D_common
4.1.9.1 Detailed Description
4.1.9.2 Function Documentation
4.1.10 l3G4250D_filters
4.1.10.1 Detailed Description
4.1.10.2 Function Documentation
4.1.11   13G4250D_serial_interface
4.1.11.1 Detailed Description
4.1.11.2 Function Documentation
4.1.12 I3G4250D_interrupt_pins
4.1.12.1 Detailed Description
4.1.12.2 Function Documentation
4.1.13 interrupt_on_threshold
4.1.13.1 Detailed Description
4.1.13.2 Function Documentation
4.1.14   13G4250D_fifo
4.1.14.1 Detailed Description
4.1.14.2 Function Documentation
4.1.15 definitions
4.1.15.1 Detailed Description
4.1.15.2 Macro Definition Documentation
4.1.16 sensors common types
4.1.16.1 Detailed Description
4.1.16.2 Macro Definition Documentation
4.1.16.3 address-data structure definition
4.1.16.4 Interfaces_Functions
4.1.17
4.1.17.1 Detailed Description

4.1.17.2 Macro Definition Documentation	132
4.1.18 LSM9DS1_Register_Union	132
4.1.18.1 Detailed Description	133
4.2 CMSIS	133
4.2.1 Detailed Description	134
4.2.2 Stm32f4xx_system	134
4.2.2.1 Detailed Description	134
4.2.2.2 STM32F4xx_System_Private_Includes	134
4.2.2.3 STM32F4xx_System_Private_TypesDefinitions	135
4.2.2.4 STM32F4xx_System_Private_Defines	135
4.2.2.5 STM32F4xx_System_Private_Macros	136
4.2.2.6 STM32F4xx_System_Private_Variables	136
4.2.2.7 STM32F4xx_System_Private_FunctionPrototypes	137
4.2.2.8 STM32F4xx_System_Private_Functions	137
5 Data Structure Documentation	141
5.1 bitwise t Struct Reference	141
5.1.1 Field Documentation	
5.1.1.1 bit0	141
5.1.1.2 bit1	141
5.1.1.3 bit2	141
5.1.1.4 bit3	142
5.1.1.5 bit4	142
5.1.1.6 bit5	142
5.1.1.7 bit6	142
5.1.1.8 bit7	142
5.2 i3g4250d_ctrl_reg1_t Struct Reference	142
5.2.1 Field Documentation	142
5.2.1.1 bw	142
5.2.1.2 dr	143
5.2.1.3 pd	143
5.3 i3g4250d_ctrl_reg2_t Struct Reference	143
5.3.1 Field Documentation	143
5.3.1.1 hpcf	143
5.3.1.2 hpm	143
5.3.1.3 not_used_01	143
5.4 i3g4250d_ctrl_reg3_t Struct Reference	144
5.4.1 Field Documentation	144
5.4.1.1 h_lactive	144
5.4.1.2 i1_boot	144
5.4.1.3 i1_int1	144
5.4.1.4 i2_drdy	144

į	5.4.1.5 i2_empty	144
ţ	5.4.1.6 i2_orun	145
ţ	5.4.1.7 i2_wtm	145
Ę	5.4.1.8 pp_od	145
5.5 i3g4250d_	ctrl_reg4_t Struct Reference	145
5.5.1 Fie	old Documentation	145
į	5.5.1.1 ble	145
ţ	5.5.1.2 fs	146
į	5.5.1.3 not_used_01	146
ţ	5.5.1.4 not_used_02	146
Ę	5.5.1.5 sim	146
Ę	5.5.1.6 st	146
5.6 i3g4250d_	ctrl_reg5_t Struct Reference	146
5.6.1 Fie	old Documentation	147
Ę	5.6.1.1 boot	147
Į.	5.6.1.2 fifo_en	147
Į.	5.6.1.3 hpen	147
į	5.6.1.4 int1_sel	147
į	5.6.1.5 not_used_01	147
į	5.6.1.6 out_sel	147
5.7 i3g4250d_	fifo_ctrl_reg_t Struct Reference	147
5.7.1 Fie	ld Documentation	148
Į	5.7.1.1 fm	148
Į	5.7.1.2 wtm	148
5.8 i3g4250d_	fifo_src_reg_t Struct Reference	148
5.8.1 Fie	ld Documentation	148
Į	5.8.1.1 empty	148
Į	5.8.1.2 fss	148
Į	5.8.1.3 ovrn	149
Į	5.8.1.4 wtm	149
5.9 i3g4250d_	int1_cfg_t Struct Reference	149
5.9.1 Fie	ld Documentation	149
Ę	5.9.1.1 and_or	149
Ę	5.9.1.2 lir	149
Ę	5.9.1.3 xhie	150
Ę	5.9.1.4 xlie	150
Ę	5.9.1.5 yhie	150
į	5.9.1.6 ylie	150
ţ	5.9.1.7 zhie	150
ţ	5.9.1.8 zlie	150
5.10 i3g4250d	_int1_duration_t Struct Reference	150
5.10.1 Fi	ield Documentation	150

5.10.1.1 d	50
5.10.1.2 wait	51
5.11 i3g4250d_int1_route_t Struct Reference	51
5.11.1 Field Documentation	
5.11.1.1 i1_boot	51
5.11.1.2 i1_int1	51
5.12 i3g4250d_int1_src_t Struct Reference	51
5.12.1 Field Documentation	52
5.12.1.1 ia	52
5.12.1.2 not_used_01	52
5.12.1.3 xh	52
5.12.1.4 xl	52
5.12.1.5 yh	52
5.12.1.6 yl	52
5.12.1.7 zh	52
5.12.1.8 zl	53
5.13 i3g4250d_int1_tsh_xh_t Struct Reference	53
5.13.1 Field Documentation	53
5.13.1.1 not_used_01	53
5.13.1.2 thsx	53
5.14 i3g4250d_int1_tsh_xl_t Struct Reference	53
5.14.1 Field Documentation	54
5.14.1.1 thsx	54
5.15 i3g4250d_int1_tsh_yh_t Struct Reference	54
5.15.1 Field Documentation	54
5.15.1.1 not_used_01	54
5.15.1.2 thsy	54
5.16 i3g4250d_int1_tsh_yl_t Struct Reference	54
5.16.1 Field Documentation	55
5.16.1.1 thsy	55
5.17 i3g4250d_int1_tsh_zh_t Struct Reference	55
5.17.1 Field Documentation	55
5.17.1.1 not_used_01	55
5.17.1.2 thsz	55
5.18 i3g4250d_int1_tsh_zl_t Struct Reference	55
5.18.1 Field Documentation	56
5.18.1.1 thsz	56
5.19 i3g4250d_int2_route_t Struct Reference	56
5.19.1 Field Documentation	56
5.19.1.1 i2_drdy	56
5.19.1.2 i2_empty	56
5.19.1.3 i2_orun	56

5.19.1.4 i2_wtm
5.20 i3g4250d_reference_t Struct Reference
5.20.1 Field Documentation
5.20.1.1 ref
5.21 i3g4250d_reg_t Union Reference
5.21.1 Field Documentation
5.21.1.1 bitwise
5.21.1.2 byte
5.21.1.3 ctrl_reg1
5.21.1.4 ctrl_reg2
5.21.1.5 ctrl_reg3
5.21.1.6 ctrl_reg4
5.21.1.7 ctrl_reg5
5.21.1.8 fifo_ctrl_reg
5.21.1.9 fifo_src_reg
5.21.1.10 int1_cfg
5.21.1.11 int1_duration
5.21.1.12 int1_src
5.21.1.13 int1_tsh_xh
5.21.1.14 int1_tsh_xl
5.21.1.15 int1_tsh_yh
5.21.1.16 int1_tsh_yl
5.21.1.17 int1_tsh_zh
5.21.1.18 int1_tsh_zl
5.21.1.19 reference
5.21.1.20 status_reg
5.22 i3g4250d_status_reg_t Struct Reference
5.22.1 Field Documentation
5.22.1.1 _xor
5.22.1.2 xda
5.22.1.3 yda
5.22.1.4 yor
5.22.1.5 zda
5.22.1.6 zor
5.22.1.7 zyxda
5.22.1.8 zyxor
5.23 stmdev_ctx_t Struct Reference
5.23.1 Field Documentation
5.23.1.1 handle
5.23.1.2 mdelay
5.23.1.3 read_reg
5.23.1.4 write_reg

5.24 ucf_line_t Struct Reference	163
5.24.1 Field Documentation	163
5.24.1.1 address	163
5.24.1.2 data	163
6 File Documentation	165
6.1 i3g4250d reg.h File Reference	165
6.1.1 Detailed Description	
6.2 i3g4250d_reg.h	
6.3 main.h File Reference	
6.3.1 Detailed Description	179
6.3.2 Macro Definition Documentation	
6.3.2.1 GYRO_CS_OUT_GPIO_Port	180
6.3.2.2 GYRO_CS_OUT_Pin	180
6.3.3 Function Documentation	180
6.3.3.1 Error_Handler()	180
6.4 main.h	180
6.5 stm32f4xx_hal_conf.h File Reference	181
6.5.1 Macro Definition Documentation	183
6.5.1.1 assert_param	183
6.5.1.2 DATA_CACHE_ENABLE	184
6.5.1.3 DP83848_PHY_ADDRESS	184
6.5.1.4 ETH_RX_BUF_SIZE	184
6.5.1.5 ETH_RXBUFNB	184
6.5.1.6 ETH_TX_BUF_SIZE	184
6.5.1.7 ETH_TXBUFNB	184
6.5.1.8 EXTERNAL_CLOCK_VALUE	184
6.5.1.9 HAL_CORTEX_MODULE_ENABLED	184
6.5.1.10 HAL_DMA_MODULE_ENABLED	184
6.5.1.11 HAL_EXTI_MODULE_ENABLED	185
6.5.1.12 HAL_FLASH_MODULE_ENABLED	185
6.5.1.13 HAL_GPIO_MODULE_ENABLED	185
6.5.1.14 HAL_MODULE_ENABLED	185
6.5.1.15 HAL_PWR_MODULE_ENABLED	185
6.5.1.16 HAL_RCC_MODULE_ENABLED	185
6.5.1.17 HAL_SPI_MODULE_ENABLED	185
6.5.1.18 HAL_UART_MODULE_ENABLED	185
6.5.1.19 HSE_STARTUP_TIMEOUT	185
6.5.1.20 HSE_VALUE	186
6.5.1.21 HSI_VALUE	186
6.5.1.22 INSTRUCTION_CACHE_ENABLE	186
6.5.1.23 LSE_STARTUP_TIMEOUT	186

6.5.1.24 LSE_VALUE
6.5.1.25 LSI_VALUE
6.5.1.26 MAC_ADDR0
6.5.1.27 MAC_ADDR1
6.5.1.28 MAC_ADDR2
6.5.1.29 MAC_ADDR3
6.5.1.30 MAC_ADDR4
6.5.1.31 MAC_ADDR5
6.5.1.32 PHY_AUTONEGO_COMPLETE
6.5.1.33 PHY_AUTONEGOTIATION
6.5.1.34 PHY_BCR
6.5.1.35 PHY_BSR
6.5.1.36 PHY_CONFIG_DELAY
6.5.1.37 PHY_DUPLEX_STATUS
6.5.1.38 PHY_FULLDUPLEX_100M
6.5.1.39 PHY_FULLDUPLEX_10M
6.5.1.40 PHY_HALFDUPLEX_100M
6.5.1.41 PHY_HALFDUPLEX_10M
6.5.1.42 PHY_ISOLATE
6.5.1.43 PHY_JABBER_DETECTION
6.5.1.44 PHY_LINKED_STATUS
6.5.1.45 PHY_LOOPBACK
6.5.1.46 PHY_POWERDOWN
6.5.1.47 PHY_READ_TO
6.5.1.48 PHY_RESET
6.5.1.49 PHY_RESET_DELAY
6.5.1.50 PHY_RESTART_AUTONEGOTIATION
6.5.1.51 PHY_SPEED_STATUS
6.5.1.52 PHY_SR
6.5.1.53 PHY_WRITE_TO
6.5.1.54 PREFETCH_ENABLE
6.5.1.55 TICK_INT_PRIORITY
6.5.1.56 USE_HAL_ADC_REGISTER_CALLBACKS
6.5.1.57 USE_HAL_CAN_REGISTER_CALLBACKS
6.5.1.58 USE_HAL_CEC_REGISTER_CALLBACKS
6.5.1.59 USE_HAL_CRYP_REGISTER_CALLBACKS
6.5.1.60 USE_HAL_DAC_REGISTER_CALLBACKS
6.5.1.61 USE_HAL_DCMI_REGISTER_CALLBACKS
6.5.1.62 USE_HAL_DFSDM_REGISTER_CALLBACKS
6.5.1.63 USE_HAL_DMA2D_REGISTER_CALLBACKS
6.5.1.64 USE_HAL_DSI_REGISTER_CALLBACKS
6.5.1.65 USE_HAL_ETH_REGISTER_CALLBACKS

6.5.1.66 USE_HAL_FMPI2C_REGISTER_CALLBACKS	191
6.5.1.67 USE_HAL_FMPSMBUS_REGISTER_CALLBACKS	192
6.5.1.68 USE_HAL_HASH_REGISTER_CALLBACKS	192
6.5.1.69 USE_HAL_HCD_REGISTER_CALLBACKS	192
6.5.1.70 USE_HAL_I2C_REGISTER_CALLBACKS	192
6.5.1.71 USE_HAL_I2S_REGISTER_CALLBACKS	192
6.5.1.72 USE_HAL_IRDA_REGISTER_CALLBACKS	192
6.5.1.73 USE_HAL_LPTIM_REGISTER_CALLBACKS	192
6.5.1.74 USE_HAL_LTDC_REGISTER_CALLBACKS	192
6.5.1.75 USE_HAL_MMC_REGISTER_CALLBACKS	192
6.5.1.76 USE_HAL_NAND_REGISTER_CALLBACKS	192
6.5.1.77 USE_HAL_NOR_REGISTER_CALLBACKS	193
6.5.1.78 USE_HAL_PCCARD_REGISTER_CALLBACKS	193
6.5.1.79 USE_HAL_PCD_REGISTER_CALLBACKS	193
6.5.1.80 USE_HAL_QSPI_REGISTER_CALLBACKS	193
6.5.1.81 USE_HAL_RNG_REGISTER_CALLBACKS	193
6.5.1.82 USE_HAL_RTC_REGISTER_CALLBACKS	193
6.5.1.83 USE_HAL_SAI_REGISTER_CALLBACKS	193
6.5.1.84 USE_HAL_SD_REGISTER_CALLBACKS	193
6.5.1.85 USE_HAL_SDRAM_REGISTER_CALLBACKS	193
6.5.1.86 USE_HAL_SMARTCARD_REGISTER_CALLBACKS	193
6.5.1.87 USE_HAL_SMBUS_REGISTER_CALLBACKS	194
6.5.1.88 USE_HAL_SPDIFRX_REGISTER_CALLBACKS	194
6.5.1.89 USE_HAL_SPI_REGISTER_CALLBACKS	194
6.5.1.90 USE_HAL_SRAM_REGISTER_CALLBACKS	194
6.5.1.91 USE_HAL_TIM_REGISTER_CALLBACKS	194
6.5.1.92 USE_HAL_UART_REGISTER_CALLBACKS	194
6.5.1.93 USE_HAL_USART_REGISTER_CALLBACKS	194
6.5.1.94 USE_HAL_WWDG_REGISTER_CALLBACKS	194
6.5.1.95 USE_RTOS	194
6.5.1.96 USE_SPI_CRC	194
6.5.1.97 VDD_VALUE	195
6.6 stm32f4xx_hal_conf.h	195
6.7 stm32f4xx_it.h File Reference	200
6.7.1 Detailed Description	201
6.7.2 Function Documentation	201
6.7.2.1 BusFault_Handler()	201
6.7.2.2 DebugMon_Handler()	201
6.7.2.3 HardFault_Handler()	201
6.7.2.4 MemManage_Handler()	201
6.7.2.5 NMI_Handler()	201
6.7.2.6 PendSV_Handler()	202

6.7.2.7 SVC_Handler()
6.7.2.8 SysTick_Handler()
6.7.2.9 UsageFault_Handler()
6.8 stm32f4xx_it.h
6.9 i3g4250d_reg.c File Reference
6.9.1 Detailed Description
6.10 main.c File Reference
6.10.1 Detailed Description
6.10.2 Macro Definition Documentation
6.10.2.1 BOOT_TIME
6.10.3 Function Documentation
6.10.3.1 main()
6.10.3.2 SystemClock_Config()
6.10.4 Variable Documentation
6.10.4.1 hspi1
6.10.4.2 huart2
6.11 stm32f4xx_hal_msp.c File Reference
6.11.1 Detailed Description
6.11.2 Function Documentation
6.11.2.1 HAL_MspInit()
6.11.2.2 HAL_SPI_MspDeInit()
6.11.2.3 HAL_SPI_MspInit()
6.11.2.4 HAL_UART_MspDeInit()
6.11.2.5 HAL_UART_MspInit()
6.12 stm32f4xx_it.c File Reference
6.12.1 Detailed Description
6.12.2 Function Documentation
6.12.2.1 BusFault_Handler()
6.12.2.2 DebugMon_Handler()
6.12.2.3 HardFault_Handler()
6.12.2.4 MemManage_Handler()
6.12.2.5 NMI_Handler()
6.12.2.6 PendSV_Handler()
6.12.2.7 SVC_Handler()
6.12.2.8 SysTick_Handler()
6.12.2.9 UsageFault_Handler()
6.13 syscalls.c File Reference
6.13.1 Detailed Description
6.13.2 Function Documentation
6.13.2.1attribute()
6.13.2.2io_getchar()
6.13.2.3io_putchar()

6.13.2.4 _close()	218
6.13.2.5 _execve()	219
6.13.2.6 _exit()	219
6.13.2.7 _fork()	219
6.13.2.8 _fstat()	219
6.13.2.9 _getpid()	219
6.13.2.10 _isatty()	219
6.13.2.11 _kill()	220
6.13.2.12 _link()	220
6.13.2.13 _lseek()	220
6.13.2.14 _open()	220
6.13.2.15 _stat()	220
6.13.2.16 _times()	220
6.13.2.17 _unlink()	221
6.13.2.18 _wait()	221
6.13.2.19 initialise_monitor_handles()	221
6.13.3 Variable Documentation	221
6.13.3.1 environ	221
6.14 sysmem.c File Reference	221
6.14.1 Detailed Description	222
6.14.2 Function Documentation	222
6.14.2.1 _sbrk()	222
6.15 system_stm32f4xx.c File Reference	223
6.15.1 Detailed Description	224
Index	225

## **Chapter 1**

# **Topic Index**

### 1.1 Topics

Here is a list of all topics with brief descriptions:

13G4250D
l3G4250D_Interfaces_Functions
I3G4250D_Sensitivity
I3G4250D_data_generation
I3G4250D_Dataoutput
I3G4250D_common
l3G4250D_filters
I3G4250D_serial_interface
I3G4250D_interrupt_pins
interrupt_on_threshold
l3G4250D_fifo
definitions
sensors common types
address-data structure definition
Interfaces_Functions
l3g4250d_Infos
LSM9DS1_Register_Union
CMSIS
Stm32f4xx_system
STM32F4xx_System_Private_Includes
STM32F4xx_System_Private_TypesDefinitions
STM32F4xx_System_Private_Defines
STM32F4xx_System_Private_Macros
STM32F4xx_System_Private_Variables
STM32F4xx_System_Private_FunctionPrototypes
STM32F4xx_System_Private_Functions

2 Topic Index

### **Chapter 2**

## **Data Structure Index**

### 2.1 Data Structures

Here are the data structures with brief descriptions:

bitwise_t	. 141
i3g4250d_ctrl_reg1_t	. 142
i3g4250d_ctrl_reg2_t	. 143
i3g4250d_ctrl_reg3_t	. 144
i3g4250d_ctrl_reg4_t	145
i3g4250d_ctrl_reg5_t	
i3g4250d_fifo_ctrl_reg_t	
i3g4250d_fifo_src_reg_t	
i3g4250d_int1_cfg_t	
i3g4250d_int1_duration_t	
i3g4250d_int1_route_t	
i3g4250d_int1_src_t	
i3g4250d_int1_tsh_xh_t	
i3g4250d_int1_tsh_xl_t	153
i3g4250d_int1_tsh_yh_t	
i3g4250d_int1_tsh_yl_t	
i3g4250d_int1_tsh_zh_t	
i3g4250d_int1_tsh_zl_t	
i3g4250d_int2_route_t	
i3g4250d_reference_t	
i3g4250d_reg_t	
i3g4250d_status_reg_t	
stmdev_ctx_t	
ucf line t	163

4 Data Structure Index

# **Chapter 3**

## **File Index**

### 3.1 File List

Here is a list of all files with brief descriptions:

i3g4250d_reg.h
This file contains all the functions prototypes for the i3g4250d_reg.c driver
main.h
: Header for main.c file. This file contains the common defines of the application
stm32f4xx_hal_conf.h
stm32f4xx_it.h
This file contains the headers of the interrupt handlers
i3g4250d_reg.c
I3G4250D driver file
main.c
: Main program body
stm32f4xx_hal_msp.c
This file provides code for the MSP Initialization and de-Initialization codes
stm32f4xx_it.c
Interrupt Service Routines
syscalls.c
STM32CubeIDE Minimal System calls file
sysmem.c
STM32CubeIDE System Memory calls file
system_stm32f4xx.c
CMSIS Cortex-M4 Device Peripheral Access Layer System Source File

6 File Index


### **Chapter 4**

# **Topic Documentation**

### 4.1 I3G4250D

This file provides a set of functions needed to drive the i3g4250d enhanced inertial module.

Collaboration diagram for I3G4250D:



#### Modules

• I3G4250D\_Interfaces\_Functions

This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0-> no Error.

• I3G4250D Sensitivity

These functions convert raw-data into engineering units.

• I3G4250D\_data\_generation

This section groups all the functions concerning data generation.

• I3G4250D Dataoutput

This section groups all the data output functions.

• I3G4250D\_common

This section groups common useful functions.

• I3G4250D filters

This section group all the functions concerning the filters configuration.

• I3G4250D\_serial\_interface

This section groups all the functions concerning main serial interface management.

• I3G4250D\_interrupt\_pins

This section groups all the functions that manage interrupt pins.

· interrupt\_on\_threshold

This section groups all the functions that manage the event generation on threshold.

• I3G4250D fifo

This section group all the functions concerning the fifo usage.

- · definitions
- · sensors common types
- I3g4250d\_Infos
- LSM9DS1\_Register\_Union

This union group all the registers having a bit-field description. This union is useful but it's not needed by the driver.

#### **Data Structures**

```
struct i3g4250d_ctrl_reg1_t
• struct i3g4250d_ctrl_reg2_t
• struct i3g4250d ctrl reg3 t
• struct i3g4250d_ctrl_reg4_t

    struct i3g4250d ctrl reg5 t

struct i3g4250d_fifo_ctrl_reg_t
• struct i3g4250d_fifo_src_reg_t
• struct i3g4250d int1 cfg t
• struct i3g4250d_int1_duration_t
• struct i3g4250d int1 route t
struct i3g4250d_int1_src_t
• struct i3g4250d_int1_tsh_xh_t

    struct i3g4250d int1 tsh xl t

• struct i3g4250d int1 tsh yh t
• struct i3g4250d_int1_tsh_yl_t
struct i3g4250d_int1_tsh_zh_t
struct i3g4250d_int1_tsh_zl_t
• struct i3g4250d_int2_route_t
• struct i3g4250d_reference_t
• struct i3g4250d_status_reg_t
```

#### **Macros**

```
#define __weak __attribute__((weak))

    #define I3G4250D CTRL REG1 0x20U

    #define I3G4250D CTRL REG2 0x21U

    #define I3G4250D CTRL REG3 0x22U

    #define I3G4250D CTRL REG4 0x23U

    #define I3G4250D CTRL REG5 0x24U

    #define I3G4250D_FIFO_CTRL_REG 0x2EU

• #define I3G4250D FIFO SRC REG 0x2FU

    #define I3G4250D INT1 CFG 0x30U

    #define I3G4250D INT1 DURATION 0x38U

    #define I3G4250D INT1 SRC 0x31U

• #define I3G4250D INT1 TSH XH 0x32U

    #define I3G4250D INT1 TSH XL 0x33U

    #define I3G4250D_INT1_TSH_YH 0x34U

    #define I3G4250D INT1 TSH YL 0x35U

    #define I3G4250D INT1 TSH ZH 0x36U

    #define I3G4250D INT1 TSH ZL 0x37U

    #define I3G4250D_OUT_TEMP 0x26U

    #define I3G4250D_OUT_X_H 0x29U

• #define I3G4250D OUT X L 0x28U

    #define I3G4250D OUT Y H 0x2BU

• #define I3G4250D_OUT_Y_L 0x2AU

    #define I3G4250D OUT Z H 0x2DU

    #define I3G4250D_OUT_Z_L 0x2CU

    #define I3G4250D_REFERENCE 0x25U

• #define I3G4250D STATUS REG 0x27U

    #define I3G4250D WHO AM I 0x0FU
```

#### **Enumerations**

```
    enum i3g4250d_and_or_t { I3G4250D_INT1_ON_TH_AND = 1 , I3G4250D_INT1_ON_TH_OR = 0 }

enum i3g4250d ble t { I3G4250D AUX LSB AT LOW ADD = 0 , I3G4250D AUX MSB AT LOW ADD =
 1 }

    enum i3g4250d bw t { I3G4250D CUT OFF LOW = 0 , I3G4250D CUT OFF MEDIUM = 1 ,

 13G4250D CUT OFF HIGH = 2, 13G4250D CUT OFF VERY HIGH = 3 }

    enum i3g4250d_dr_t {

 I3G4250D ODR OFF = 0x00 , I3G4250D ODR SLEEP = 0x08 , I3G4250D ODR 100Hz = 0x0F ,
 13G4250D ODR 200Hz = 0x1F,
 I3G4250D\_ODR\_400Hz = 0x2F, I3G4250D\_ODR\_800Hz = 0x3F}

    enum i3g4250d fifo mode t { I3G4250D FIFO BYPASS MODE = 0x00 , I3G4250D FIFO MODE = 0x01 ,

 I3G4250D FIFO_STREAM_MODE = 0x02 }

    enum i3g4250d fs t { I3G4250D 245dps = 0x00 , I3G4250D 500dps = 0x01 , I3G4250D 2000dps = 0x02 }

enum i3g4250d h lactive t { I3G4250D ACTIVE HIGH = 0 , I3G4250D ACTIVE LOW = 1 }

    enum i3g4250d hpcf t {

 13G4250D \text{ HP LEVEL } 0 = 0 , 13G4250D \text{ HP LEVEL } 1 = 1 , 13G4250D \text{ HP LEVEL } 2 = 2 ,
 13G4250D HP LEVEL 3 = 3,
 13G4250D_{HP}_{LEVEL_4} = 4 , 13G4250D_{HP}_{LEVEL_5} = 5 , 13G4250D_{HP}_{LEVEL_6} = 6 ,
 I3G4250D HP_LEVEL_7 = 7,
 I3G4250D HP LEVEL 8 = 8, I3G4250D HP LEVEL 9 = 9}
• enum i3g4250d hpm t{I3G4250D HP NORMAL MODE WITH RST=0, I3G4250D HP REFERENCE SIGNAL
 = 1, I3G4250D HP NORMAL MODE = 2, I3G4250D HP AUTO RESET ON INT = 3}
enum i3g4250d int1 sel t { I3G4250D ONLY LPF1 ON INT = 0 , I3G4250D LPF1 HP ON INT = 1 ,
 I3G4250D_LPF1_LPF2_ON_INT = 2 , I3G4250D_LPF1_HP_LPF2_ON_INT = 6 }
```

```
    enum i3g4250d_lir_t { I3G4250D_INT_PULSED = 0 , I3G4250D_INT_LATCHED = 1 }

    enum i3g4250d_out_sel_t { I3G4250D_ONLY_LPF1_ON_OUT = 0 , I3G4250D_LPF1_HP_ON_OUT = 1 ,
      I3G4250D_LPF1_LPF2_ON_OUT = 2 , I3G4250D_LPF1_HP_LPF2_ON_OUT = 6 }
    enum i3g4250d_pp_od_t { I3G4250D_PUSH_PULL = 0 , I3G4250D_OPEN_DRAIN = 1 }

    enum i3g4250d sim t { I3G4250D SPI 4 WIRE = 0 , I3G4250D SPI 3 WIRE = 1 }

    enum i3g4250d_st_t { I3G4250D_GY_ST_DISABLE = 0 , I3G4250D_GY_ST_POSITIVE = 1 ,
      I3G4250D GY ST NEGATIVE = 3 }
Functions
    int32_t i3g4250d_angular_rate_raw_get (const stmdev_ctx_t *ctx, int16_t *val)
         Angular rate sensor. The value is expressed as a 16-bit word in two's complement. [get].
    • int32_t i3g4250d_axis_x_data_get (const stmdev_ctx_t *ctx, uint8_t *val)

    int32 t i3g4250d axis x data set (const stmdev ctx t *ctx, uint8 t val)

    int32_t i3g4250d_axis_y_data_get (const stmdev_ctx_t *ctx, uint8_t *val)

    int32_t i3g4250d_axis_y_data_set (const stmdev_ctx_t *ctx, uint8_t val)

    int32 t i3g4250d axis z data get (const stmdev ctx t *ctx, uint8 t *val)

    int32_t i3g4250d_axis_z_data_set (const stmdev_ctx_t *ctx, uint8_t val)
    int32_t i3g4250d_boot_get (const stmdev_ctx_t *ctx, uint8_t *val)
         Reboot memory content. Reload the calibration parameters.[get].

    int32_t i3g4250d_boot_set (const stmdev_ctx_t *ctx, uint8_t val)

          Reboot memory content. Reload the calibration parameters.[set].

    int32 t i3g4250d data format get (const stmdev ctx t *ctx, i3g4250d ble t *val)

         Big/Little Endian data selection.[get].

    int32_t i3g4250d_data_format_set (const stmdev_ctx_t *ctx, i3g4250d_ble_t val)

         Big/Little Endian data selection.[set].

    int32 t i3g4250d data rate get (const stmdev ctx t *ctx, i3g4250d dr t *val)

         Accelerometer data rate selection.[get].
    int32_t i3g4250d_data_rate_set (const stmdev_ctx_t *ctx, i3g4250d_dr_t val)
         Accelerometer data rate selection.[set].

    int32 t i3g4250d device id get (const stmdev ctx t *ctx, uint8 t *buff)

         Device Who aml.[get].
    int32_t i3g4250d_fifo_data_level_get (const stmdev_ctx_t *ctx, uint8_t *val)
         FIFO stored data level[get].
    int32_t i3g4250d_fifo_empty_flag_get (const stmdev_ctx_t *ctx, uint8_t *val)
         FIFOemptybit.[get].
    • int32_t i3g4250d_fifo_enable_get (const stmdev_ctx_t *ctx, uint8_t *val)
         FIFOenable.[get].

    int32_t i3g4250d_fifo_enable_set (const stmdev_ctx_t *ctx, uint8_t val)

         FIFOenable.[set].

    int32_t i3g4250d_fifo_mode_get (const stmdev_ctx_t *ctx, i3g4250d_fifo_mode_t *val)

         FIFO mode selection.[get].

    int32 t i3g4250d fifo mode set (const stmdev ctx t *ctx, i3g4250d fifo mode t val)

         FIFO mode selection.[set].
    • int32 t i3g4250d fifo ovr flag get (const stmdev ctx t *ctx, uint8 t *val)
         Overrun bit status.[get].

    int32 t i3g4250d fifo watermark get (const stmdev ctx t *ctx, uint8 t *val)

         FIFO watermark level selection.[get].

    int32 t i3g4250d fifo watermark set (const stmdev ctx t *ctx, uint8 t val)

         FIFO watermark level selection.[set].
```

int32\_t i3g4250d\_fifo\_wtm\_flag\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)

```
Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)
int32_t i3g4250d_filter_path_get (const stmdev_ctx_t *ctx, i3g4250d_out_sel_t *val)
     Out/FIFO selection path. [get].

    int32 t i3g4250d filter path internal get (const stmdev ctx t *ctx, i3g4250d int1 sel t *val)

     Interrupt generator selection path.[get].

    int32 t i3g4250d filter path internal set (const stmdev ctx t *ctx, i3g4250d int1 sel t val)

     Interrupt generator selection path.[set].

    int32 t i3g4250d filter path set (const stmdev ctx t *ctx, i3g4250d out sel t val)

     Out/FIFO selection path. [set].
int32_t i3g4250d_flag_data_ready_get (const stmdev_ctx_t *ctx, uint8_t *val)
     Accelerometer new data available.[get].
float_t i3g4250d_from_fs245dps_to_mdps (int16_t lsb)

    float_t i3g4250d_from_lsb_to_celsius (int16_t lsb)

int32_t i3g4250d_full_scale_get (const stmdev_ctx_t *ctx, i3g4250d_fs_t *val)
      Gyroscope full-scale selection.[get].
int32_t i3g4250d_full_scale_set (const stmdev_ctx_t *ctx, i3g4250d_fs_t val)
      Gyroscope full-scale selection.[set].
int32_t i3g4250d_hp_bandwidth_get (const stmdev_ctx_t *ctx, i3g4250d_hpcf_t *val)
     High-pass filter bandwidth selection.[get].

    int32 t i3g4250d hp bandwidth set (const stmdev ctx t *ctx, i3g4250d hpcf t val)

     High-pass filter bandwidth selection.[set].

    int32 t i3g4250d hp mode get (const stmdev ctx t *ctx, i3g4250d hpm t *val)

     High-pass filter mode selection. [get].

    int32 t i3g4250d hp mode set (const stmdev ctx t *ctx, i3g4250d hpm t val)

     High-pass filter mode selection. [set].
• int32_t i3g4250d_hp_reference_value_get (const stmdev_ctx_t *ctx, uint8_t *val)
     Reference value for high-pass filter.[get].

    int32_t i3g4250d_hp_reference_value_set (const stmdev_ctx_t *ctx, uint8_t val)

      Reference value for high-pass filter.[set].
• int32 t i3g4250d_int_notification_get (const stmdev_ctx_t *ctx, i3g4250d_lir_t *val)
     Latched/pulsed interrupt.[get].

    int32_t i3g4250d_int_notification_set (const stmdev_ctx_t *ctx, i3g4250d_lir_t val)

     Latched/pulsed interrupt.[set].

    int32_t i3g4250d_int_on_threshold_conf_get (const stmdev_ctx_t *ctx, i3g4250d_int1_cfg_t *val)

      Configure the interrupt threshold sign.[get].

    int32 t i3g4250d int on threshold conf set (const stmdev ctx t *ctx, i3g4250d int1 cfg t *val)

      Configure the interrupt threshold sign.[set].

    int32 t i3g4250d int on threshold dur get (const stmdev ctx t *ctx, uint8 t *val)

      Durationvalue.[get].

    int32_t i3g4250d_int_on_threshold_dur_set (const stmdev_ctx_t *ctx, uint8_t val)

      Durationvalue.[set].

    int32_t i3g4250d_int_on_threshold_mode_get (const stmdev_ctx_t *ctx, i3g4250d_and_or_t *val)

     AND/OR combination of interrupt events.[get].

    int32_t i3g4250d_int_on_threshold_mode_set (const stmdev_ctx_t *ctx, i3g4250d_and_or_t val)

      AND/OR combination of interrupt events.[set].
• int32_t i3g4250d_int_on_threshold_src_get (const stmdev_ctx_t *ctx, i3g4250d_int1 src_t *val)
     int_on_threshold_src: [get]

    int32 t i3g4250d int x threshold get (const stmdev ctx t *ctx, uint16 t *val)

     Interrupt threshold on X.[get].

    int32 t i3g4250d int x threshold set (const stmdev ctx t *ctx, uint16 t val)
```

Interrupt threshold on X.[set].

```
int32_t i3g4250d_int_y_threshold_get (const stmdev_ctx_t *ctx, uint16_t *val)
     Interrupt threshold on Y.[get].
int32_t i3g4250d_int_y_threshold_set (const stmdev_ctx_t *ctx, uint16_t val)
     Interrupt threshold on Y.[set].
int32_t i3g4250d_int_z_threshold_get (const stmdev_ctx_t *ctx, uint16_t *val)
     Interrupt threshold on Z.[get].
• int32 t i3g4250d int z threshold set (const stmdev ctx t *ctx, uint16 t val)
      Interrupt threshold on Z.[set].
int32_t i3g4250d_lp_bandwidth_get (const stmdev_ctx_t *ctx, i3g4250d_bw_t *val)
     Lowpass filter bandwidth selection.[get].
int32_t i3g4250d_lp_bandwidth_set (const stmdev_ctx_t *ctx, i3g4250d_bw_t val)
     Lowpass filter bandwidth selection.[set].
int32_t i3g4250d_pin_int1_route_get (const stmdev_ctx_t *ctx, i3g4250d_int1_route_t *val)
      Select the signal that need to route on int1 pad.[get].
int32_t i3g4250d_pin_int1_route_set (const stmdev_ctx_t *ctx, i3g4250d_int1_route_t val)
      Select the signal that need to route on int1 pad.[set].
• int32_t i3g4250d_pin_int2_route_get (const stmdev_ctx_t *ctx, i3g4250d_int2_route_t *val)
      Select the signal that need to route on int2 pad.[get].
int32_t i3g4250d_pin_int2_route_set (const stmdev_ctx_t *ctx, i3g4250d_int2_route_t val)
      Select the signal that need to route on int2 pad.[set].

    int32 t i3g4250d pin mode get (const stmdev ctx t *ctx, i3g4250d pp od t *val)

     Push-pull/open drain selection on interrupt pads.[get].
int32_t i3g4250d_pin_mode_set (const stmdev_ctx_t *ctx, i3g4250d_pp_od_t val)
      Push-pull/open drain selection on interrupt pads.[set].

    int32_t i3g4250d_pin_polarity_get (const stmdev_ctx_t *ctx, i3g4250d_h_lactive_t *val)

     Pin active-high/low.[get].

    int32 t i3g4250d pin polarity set (const stmdev ctx t *ctx, i3g4250d h lactive t val)

     Pin active-high/low.[set].
• int32 t i3g4250d read reg (const stmdev ctx t *ctx, uint8 t reg, uint8 t *data, uint16 t len)
     Read generic device register.
int32_t i3g4250d_self_test_get (const stmdev_ctx_t *ctx, i3g4250d_st_t *val)
     Angular rate sensor self-test enable. [get].
int32_t i3g4250d_self_test_set (const stmdev_ctx_t *ctx, i3g4250d_st_t val)
     Angular rate sensor self-test enable. [set].
int32_t i3g4250d_spi_mode_get (const stmdev_ctx_t *ctx, i3g4250d_sim_t *val)
      SPI Serial Interface Mode selection.[get].
• int32_t i3g4250d_spi_mode_set (const stmdev_ctx_t *ctx, i3g4250d_sim_t val)
     SPI Serial Interface Mode selection.[set].

    int32_t i3g4250d_status_reg_get (const stmdev_ctx_t *ctx, i3g4250d_status_reg_t *val)

      The STATUS_REG register is read by the primary interface.[get].

    int32_t i3g4250d_temperature_raw_get (const stmdev_ctx_t *ctx, uint8_t *buff)

      Temperature data.[get].

    int32_t i3g4250d_write_reg (const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data, uint16_t len)
```

#### 4.1.1 Detailed Description

Write generic device register.

This file provides a set of functions needed to drive the i3g4250d enhanced inertial module.

#### 4.1.2 Macro Definition Documentation

#### 4.1.2.1 \_\_weak

#define \_\_weak \_\_attribute\_\_((weak))

#### 4.1.2.2 I3G4250D\_CTRL\_REG1

#define I3G4250D\_CTRL\_REG1 0x20U

#### 4.1.2.3 I3G4250D\_CTRL\_REG2

#define I3G4250D\_CTRL\_REG2 0x21U

#### 4.1.2.4 I3G4250D\_CTRL\_REG3

#define I3G4250D\_CTRL\_REG3 0x22U

#### 4.1.2.5 I3G4250D\_CTRL\_REG4

#define I3G4250D\_CTRL\_REG4 0x23U

#### 4.1.2.6 I3G4250D CTRL REG5

#define I3G4250D\_CTRL\_REG5 0x24U

#### 4.1.2.7 I3G4250D\_FIFO\_CTRL\_REG

#define I3G4250D\_FIFO\_CTRL\_REG 0x2EU

#### 4.1.2.8 I3G4250D\_FIFO\_SRC\_REG

#define I3G4250D\_FIFO\_SRC\_REG 0x2FU

#### 4.1.2.9 I3G4250D\_INT1\_CFG

#define I3G4250D\_INT1\_CFG 0x30U

#### 4.1.2.10 | I3G4250D\_INT1\_DURATION

#define I3G4250D\_INT1\_DURATION 0x38U

#### 4.1.2.11 I3G4250D\_INT1\_SRC

#define I3G4250D\_INT1\_SRC 0x31U

#### 4.1.2.12 | I3G4250D\_INT1\_TSH\_XH

#define I3G4250D\_INT1\_TSH\_XH 0x32U

#### 4.1.2.13 I3G4250D\_INT1\_TSH\_XL

#define I3G4250D\_INT1\_TSH\_XL 0x33U

#### 4.1.2.14 I3G4250D\_INT1\_TSH\_YH

#define I3G4250D\_INT1\_TSH\_YH 0x34U

#### 4.1.2.15 | I3G4250D\_INT1\_TSH\_YL

#define I3G4250D\_INT1\_TSH\_YL 0x35U

#### 4.1.2.16 I3G4250D\_INT1\_TSH\_ZH

#define I3G4250D\_INT1\_TSH\_ZH 0x36U

#### 4.1.2.17 | I3G4250D\_INT1\_TSH\_ZL

#define I3G4250D\_INT1\_TSH\_ZL 0x37U

#### 4.1.2.18 I3G4250D\_OUT\_TEMP

 $\verb|#define I3G4250D_OUT_TEMP 0x26U|\\$ 

#### 4.1.2.19 I3G4250D\_OUT\_X\_H

#define I3G4250D\_OUT\_X\_H 0x29U

#### 4.1.2.20 I3G4250D\_OUT\_X\_L

 $\texttt{\#define I3G4250D\_OUT\_X\_L 0x28U}$ 

#### 4.1.2.21 I3G4250D\_OUT\_Y\_H

#define I3G4250D\_OUT\_Y\_H 0x2BU

#### 4.1.2.22 I3G4250D\_OUT\_Y\_L

#define I3G4250D\_OUT\_Y\_L 0x2AU

#### 4.1.2.23 I3G4250D\_OUT\_Z\_H

 $\#define I3G4250D\_OUT\_Z\_H 0x2DU$ 

#### 4.1.2.24 I3G4250D\_OUT\_Z\_L

#define I3G4250D\_OUT\_Z\_L 0x2CU

#### 4.1.2.25 | I3G4250D\_REFERENCE

#define I3G4250D\_REFERENCE 0x25U

#### 4.1.2.26 | I3G4250D\_STATUS\_REG

#define I3G4250D\_STATUS\_REG 0x27U

#### 4.1.2.27 | I3G4250D\_WHO\_AM\_I

#define I3G4250D\_WHO\_AM\_I 0x0FU

#### 4.1.3 Enumeration Type Documentation

#### 4.1.3.1 i3g4250d\_and\_or\_t

enum i3g4250d\_and\_or\_t

#### Enumerator

I3G4250D_INT1_ON_TH_AND	
I3G4250D_INT1_ON_TH_OR	

#### 4.1.3.2 i3g4250d\_ble\_t

enum i3g4250d\_ble\_t

#### Enumerator

I3G4250D_AUX_LSB_AT_LOW_ADD	
I3G4250D_AUX_MSB_AT_LOW_ADD	

#### 4.1.3.3 i3g4250d\_bw\_t

enum i3g4250d\_bw\_t

#### Enumerator

I3G4250D_CUT_OFF_LOW	
I3G4250D_CUT_OFF_MEDIUM	
I3G4250D_CUT_OFF_HIGH	
I3G4250D_CUT_OFF_VERY_HIGH	

#### 4.1.3.4 i3g4250d\_dr\_t

enum i3g4250d\_dr\_t

#### Enumerator

I3G4250D_ODR_OFF	
I3G4250D_ODR_SLEEP	
I3G4250D_ODR_100Hz	
I3G4250D_ODR_200Hz	
I3G4250D_ODR_400Hz	
I3G4250D_ODR_800Hz	

#### 4.1.3.5 i3g4250d\_fifo\_mode\_t

 $\verb"enum" i3g4250d\_fifo\_mode\_t"$ 

#### Enumerator

I3G4250D_FIFO_BYPASS_MOD	E	
I3G4250D_FIFO_MOD	E	
I3G4250D_FIFO_STREAM_MOD	E	

#### 4.1.3.6 i3g4250d\_fs\_t

enum i3g4250d\_fs\_t

#### Enumerator

I3G4250D_245dps	
I3G4250D_500dps	
I3G4250D_2000dps	

#### 4.1.3.7 i3g4250d\_h\_lactive\_t

enum i3g4250d\_h\_lactive\_t

#### Enumerator

I3G4250D_ACTIVE_HIGH	
I3G4250D_ACTIVE_LOW	

#### 4.1.3.8 i3g4250d\_hpcf\_t

enum i3g4250d\_hpcf\_t

#### Enumerator

I3G4250D_HP_LEVEL↔	
I3G4250D_HP_LEVEL↔	
I I3G4250D_HP_LEVEL↔ 2	
 I3G4250D_HP_LEVEL↔ 3	
 I3G4250D_HP_LEVEL↔ 4	
I3G4250D_HP_LEVEL↔	
I3G4250D_HP_LEVEL↔	
I3G4250D_HP_LEVEL↔	
′ I3G4250D_HP_LEVEL↔ 8	
 I3G4250D_HP_LEVEL↔ _9	

#### 4.1.3.9 i3g4250d\_hpm\_t

enum i3g4250d\_hpm\_t

#### Enumerator

I3G4250D_HP_NORMAL_MODE_WITH_RST	
I3G4250D_HP_REFERENCE_SIGNAL	
I3G4250D_HP_NORMAL_MODE	
I3G4250D_HP_AUTO_RESET_ON_INT	

#### 4.1.3.10 i3g4250d\_int1\_sel\_t

enum i3g4250d\_int1\_sel\_t

#### Enumerator

	I3G4250D_ONLY_LPF1_ON_INT	
	I3G4250D_LPF1_HP_ON_INT	
	I3G4250D_LPF1_LPF2_ON_INT	
ſ	I3G4250D_LPF1_HP_LPF2_ON_INT	

#### 4.1.3.11 i3g4250d\_lir\_t

enum i3g4250d\_lir\_t

#### Enumerator

I3G4250D_INT_PULSED	
I3G4250D_INT_LATCHED	

#### 4.1.3.12 i3g4250d\_out\_sel\_t

enum i3g4250d\_out\_sel\_t

#### Enumerator

I3G4250D_ONLY_LPF1_ON_OUT	
I3G4250D_LPF1_HP_ON_OUT	
I3G4250D_LPF1_LPF2_ON_OUT	
I3G4250D_LPF1_HP_LPF2_ON_OUT	

#### 4.1.3.13 i3g4250d\_pp\_od\_t

enum i3g4250d\_pp\_od\_t

#### Enumerator

I3G4250D_PUSH_PULL	
I3G4250D_OPEN_DRAIN	

#### 4.1.3.14 i3g4250d\_sim\_t

```
enum i3g4250d_sim_t
```

#### Enumerator

I3G4250D_SPI_4_WIRE	
I3G4250D_SPI_3_WIRE	

#### 4.1.3.15 i3g4250d\_st\_t

```
enum i3g4250d_st_t
```

#### Enumerator

I3G4250D_GY_ST_DISABLE	
I3G4250D_GY_ST_POSITIVE	
I3G4250D_GY_ST_NEGATIVE	

#### 4.1.4 Function Documentation

#### 4.1.4.1 i3g4250d\_angular\_rate\_raw\_get()

Angular rate sensor. The value is expressed as a 16-bit word in two's complement.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
buff	Buffer that stores the data read.(ptr)

#### **Return values**


References I3G4250D\_OUT\_X\_L, and i3g4250d\_read\_reg().

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



## 4.1.4.2 i3g4250d\_axis\_x\_data\_get()

## 4.1.4.3 i3g4250d\_axis\_x\_data\_set()

## 4.1.4.4 i3g4250d\_axis\_y\_data\_get()

## 4.1.4.5 i3g4250d\_axis\_y\_data\_set()

### 4.1.4.6 i3g4250d\_axis\_z\_data\_get()

### 4.1.4.7 i3g4250d axis z data set()

### 4.1.4.8 i3g4250d\_boot\_get()

Reboot memory content. Reload the calibration parameters.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of boot in reg CTRL_REG5.(ptr)

## **Return values**

```
interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg5\_t::boot, I3G4250D\_CTRL\_REG5, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.9 i3g4250d\_boot\_set()

Reboot memory content. Reload the calibration parameters.[set].

### **Parameters**


		Read / write interface definitions.(ptr)
va	I	Change the values of boot in reg CTRL_REG5.

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ i3g4250d\_ctrl\_reg5\_t::boot,\ I3G4250D\_CTRL\_REG5,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_write\_reg().$ 

Here is the call graph for this function:



## 4.1.4.10 i3g4250d\_data\_format\_get()

Big/Little Endian data selection.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of "ble" in reg CTRL_REG4.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)

References i3g4250d\_ctrl\_reg4\_t::ble, I3G4250D\_AUX\_LSB\_AT\_LOW\_ADD, I3G4250D\_AUX\_MSB\_AT\_LOW\_ADD, I3G4250D\_CTRL\_REG4, and i3g4250d\_read\_reg().

Here is the call graph for this function:



### 4.1.4.11 i3g4250d data format set()

Big/Little Endian data selection.[set].


### **Parameters**

	ctx	Read / write interface definitions.(ptr)
Ī	val	Change the values of "ble" in reg CTRL_REG4.

### **Return values**

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg4\_t::ble, I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg(). Here is the call graph for this function:



## 4.1.4.12 i3g4250d\_data\_rate\_get()

Accelerometer data rate selection.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of dr in reg CTRL_REG1.(ptr)

#### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References i 3g4250d\_ctrl\_reg1\_t::dr, I3G4250D\_CTRL\_REG1, I3G4250D\_ODR\_100Hz, I3G4250D\_ODR\_200Hz, I3G4250D\_ODR\_400Hz, I3G4250D\_ODR\_800Hz, I3G4250D\_ODR\_OFF, I3G4250D\_ODR\_SLEEP, i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg1\_t::pd.$ 

Here is the call graph for this function:

```
i3g4250d_data_rate_get i3g4250d_read_reg
```

## 4.1.4.13 i3g4250d\_data\_rate\_set()

Accelerometer data rate selection.[set].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of dr in reg CTRL_REG1


## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg1\_t::dr, l3G4250D\_CTRL\_REG1, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_ctrl\_reg1\_t::pd.

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



## 4.1.4.14 i3g4250d\_device\_id\_get()

Device Who aml.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
buff	Buffer that stores the data read.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_read\_reg(), and I3G4250D\_WHO\_AM\_I.

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



# 4.1.4.15 i3g4250d\_fifo\_data\_level\_get()

FIFO stored data level[get].

### **Parameters**

C	tx	Read / write interface definitions.(ptr)
Vá	al	Get the values of fss in reg FIFO_SRC_REG.(ptr)

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_fifo\_src\_reg\_t::fss, I3G4250D\_FIFO\_SRC\_REG, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.16 i3g4250d\_fifo\_empty\_flag\_get()

FIFOemptybit.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of empty in reg FIFO_SRC_REG.(ptr)

### **Return values**

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_fifo\_src\_reg\_t::empty, I3G4250D\_FIFO\_SRC\_REG, and i3g4250d\_read\_reg(). Here is the call graph for this function:

```
i3g4250d_fifo_empty
_flag_get i3g4250d_read_reg
```

## 4.1.4.17 i3g4250d\_fifo\_enable\_get()

FIFOenable.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of fifo_en in reg CTRL_REG5.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg5\_t::fifo\_en, I3G4250D\_CTRL\_REG5, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_fifo_enable_get i3g4250d_read_reg
```

## 4.1.4.18 i3g4250d\_fifo\_enable\_set()

FIFOenable.[set].


## **Parameters**

ctx	Read / write interface defin	itions.(ptr)
val	Change the values of fifo_e	en in reg CTRL_REG5

## Return values

References i3g4250d\_ctrl\_reg5\_t::fifo\_en, I3G4250D\_CTRL\_REG5, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



## 4.1.4.19 i3g4250d\_fifo\_mode\_get()

FIFO mode selection.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of fm in reg FIFO_CTRL_REG.(ptr)

### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_fifo\_ctrl\_reg\_t::fm, I3G4250D\_FIFO\_BYPASS\_MODE, I3G4250D\_FIFO\_CTRL\_REG, I3G4250D\_FIFO\_MODE, I3G4250D\_FIFO\_STREAM\_MODE, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.20 i3g4250d\_fifo\_mode\_set()

4.1 I3G4250D 31 FIFO mode selection.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of fm in reg FIFO_CTRL_REG

### Return values

Interface status (MANDATORY: re-	turn 0 -> no Error)
----------------------------------	---------------------

 $References\ i3g4250d\_fifo\_ctrl\_reg\_t::fm,\ l3G4250D\_FIFO\_CTRL\_REG,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_write\_reg().$ 

Here is the call graph for this function:



## 4.1.4.21 i3g4250d\_fifo\_ovr\_flag\_get()

Overrun bit status.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of ovrn in reg FIFO_SRC_REG.(ptr)

### Return values

Interface status (MANDATORY: return 0 -:	> no Error)
--	-------------

References I3G4250D\_FIFO\_SRC\_REG, i3g4250d\_read\_reg(), and i3g4250d\_fifo\_src\_reg\_t::ovrn.

Here is the call graph for this function:

```
i3g4250d_fifo_ovr_flag_get i3g4250d_read_reg
```

### 4.1.4.22 i3g4250d fifo watermark get()

FIFO watermark level selection.[get].

#### **Parameters**

ct	Х	Read / write interface definitions.(ptr)
Vá	a/	Get the values of wtm in reg FIFO_CTRL_REG.(ptr)

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_FIFO\_CTRL\_REG, i3g4250d\_read\_reg(), and i3g4250d\_fifo\_ctrl\_reg\_t::wtm.

Here is the call graph for this function:

```
i3g4250d_fifo_watermark_get i3g4250d_read_reg
```

## 4.1.4.23 i3g4250d\_fifo\_watermark\_set()

FIFO watermark level selection.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of wtm in reg FIFO_CTRL_REG

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ I3G4250D\_FIFO\_CTRL\_REG,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_fifo\_ctrl\_reg\_t::wtm.$ 

Here is the call graph for this function:



## 4.1.4.24 i3g4250d fifo wtm flag get()

Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of wtm in reg FIFO_SRC_REG.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)

References I3G4250D\_FIFO\_SRC\_REG, i3g4250d\_read\_reg(), and i3g4250d\_fifo\_src\_reg\_t::wtm.

Here is the call graph for this function:

```
i3g4250d_fifo_wtm_flag_get i3g4250d_read_reg
```

## 4.1.4.25 i3g4250d\_filter\_path\_get()

Out/FIFO selection path. [get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of out_sel in reg CTRL_REG5.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg5\_t::hpen, I3G4250D\_CTRL\_REG5, I3G4250D\_LPF1\_HP\_LPF2\_ON\_OUT, I3G4250D\_LPF1\_HP\_ON\_OUT, I3G4250D\_LPF1\_LPF2\_ON\_OUT, I3G4250D\_ONLY\_LPF1\_ON\_OUT, i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg5\_t::out\_sel.

Here is the call graph for this function:



# 4.1.4.26 i3g4250d\_filter\_path\_internal\_get()

Interrupt generator selection path.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of int1_sel in reg CTRL_REG5.(ptr)

### Return values

Interface sta	tus (MANDATORY: return 0 -> no Error)
---------------	---------------------------------------

Here is the call graph for this function:



## 4.1.4.27 i3g4250d\_filter\_path\_internal\_set()

Interrupt generator selection path.[set].

### **Parameters**


(	ctx	Read / write interface definitions.(ptr)
	val	Change the values of int1_sel in reg CTRL_REG5

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ i3g4250d\_ctrl\_reg5\_t::hpen,\ l3G4250D\_CTRL\_REG5,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_ctrl\_reg5\_t::int1\_sel.$ 

Here is the call graph for this function:



# 4.1.4.28 i3g4250d\_filter\_path\_set()

Out/FIFO selection path. [set].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of "out_sel" in reg CTRL_REG5.


#### Return values

Interface	status (MANDATORY: return 0 -> no Error)


 $References\ i3g4250d\_ctrl\_reg5\_t::hpen,\ l3G4250D\_CTRL\_REG5,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_ctrl\_reg5\_t::out\_sel.$ 

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



## 4.1.4.29 i3g4250d\_flag\_data\_ready\_get()

Accelerometer new data available.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of "zyxda" in reg STATUS_REG.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```


References i3g4250d\_read\_reg(), I3G4250D\_STATUS\_REG, and i3g4250d\_status\_reg\_t::zyxda.

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:




## 4.1.4.30 i3g4250d\_from\_fs245dps\_to\_mdps()

```
float_t i3g4250d_from_fs245dps_to_mdps ( int16\_t \ \mathit{lsb} \ )
```

Referenced by main().

Here is the caller graph for this function:



# 4.1.4.31 i3g4250d\_from\_lsb\_to\_celsius()

```
float_t i3g4250d_from_lsb_to_celsius ( int16\_t \ lsb \ )
```

## 4.1.4.32 i3g4250d\_full\_scale\_get()

Gyroscope full-scale selection.[get].

## **Parameters**

(	ctx	read / write interface definitions(ptr)
١	val	Get the values of fs in reg CTRL_REG4

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg4\_t::fs, I3G4250D\_2000dps, I3G4250D\_245dps, I3G4250D\_500dps, I3G4250D\_CTRL\_REG4, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.33 i3g4250d\_full\_scale\_set()

Gyroscope full-scale selection.[set].


### **Parameters**

ctx	read / write interface definitions(ptr)
val	change the values of fs in reg CTRL_REG4

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)

References i3g4250d\_ctrl\_reg4\_t::fs, I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg(). Here is the call graph for this function:



### 4.1.4.34 i3g4250d\_hp\_bandwidth\_get()

```
int32_t i3g4250d_hp_bandwidth_get (  {\tt const\ stmdev\_ctx\_t\ *\ ctx,}   {\tt i3g4250d\_hpcf\_t\ *\ val\ )}
```

High-pass filter bandwidth selection.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of hpcf in reg CTRL_REG2.(ptr)

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg2\_t::hpcf, I3G4250D\_CTRL\_REG2, I3G4250D\_HP\_LEVEL\_0, I3G4250D\_HP\_LEVEL\_1, I3G4250D\_HP\_LEVEL\_2, I3G4250D\_HP\_LEVEL\_3, I3G4250D\_HP\_LEVEL\_4, I3G4250D\_HP\_LEVEL\_5, I3G4250D\_HP\_LEVEL\_6, I3G4250D\_HP\_LEVEL\_7, I3G4250D\_HP\_LEVEL\_8, I3G4250D\_HP\_LEVEL\_9, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_hp_bandwidth_get i3g4250d_read_reg
```

## 4.1.4.35 i3g4250d\_hp\_bandwidth\_set()

High-pass filter bandwidth selection.[set].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of "hpcf" in reg CTRL_REG2.


## Return values

ĺ	Interface	status (I	MANDATORY: return 0 -> no Error)
ı	mitoriaco	otatao (i	VIA II VIDA II OTITI TOLIGITI O / TIO ETIOTA

 $References\ i3g4250d\_ctrl\_reg2\_t::hpcf,\ l3G4250D\_CTRL\_REG2,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_write\_reg().$ 

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



## 4.1.4.36 i3g4250d\_hp\_mode\_get()

High-pass filter mode selection. [get].

# Parameters

ctx	Read / write interface definitions.(ptr)
val	Get the values of hpm in reg CTRL_REG2.(ptr)

#### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg2\_t::hpm, I3G4250D\_CTRL\_REG2, I3G4250D\_HP\_AUTO\_RESET\_ON\_INT, I3G4250D\_HP\_NORMAL\_MODE, I3G4250D\_HP\_NORMAL\_MODE\_WITH\_RST, I3G4250D\_HP\_REFERENCE\_SIGNAL, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.37 i3g4250d\_hp\_mode\_set()

```
int32_t i3g4250d_hp_mode_set (  \mbox{const stmdev\_ctx\_t} * \mbox{\it ctx}, \\ \mbox{i3g4250d\_hpm\_t} \mbox{\it val} \mbox{\ )}
```

High-pass filter mode selection. [set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of "hpm" in reg CTRL_REG2.

### **Return values**

```
Interface status (MANDATORY: return 0 -> no Error)
```

 $References\ i3g4250d\_ctrl\_reg2\_t::hpm,\ l3G4250D\_CTRL\_REG2,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_write\_reg().$ 

Here is the call graph for this function:



# 4.1.4.38 i3g4250d\_hp\_reference\_value\_get()

Reference value for high-pass filter.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of ref in reg REFERENCE.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_read\_reg(), I3G4250D\_REFERENCE, and i3g4250d\_reference\_t::ref.

Here is the call graph for this function:



## 4.1.4.39 i3g4250d\_hp\_reference\_value\_set()

Reference value for high-pass filter.[set].

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of ref in reg REFERENCE

### **Return values**

Interface status (MANDATORY: return 0 ->	no Error)
--	-----------

 $References\ i3g4250d\_read\_reg(),\ l3G4250D\_REFERENCE,\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_reference\_t::ref.$ 

Here is the call graph for this function:



### 4.1.4.40 i3g4250d\_int\_notification\_get()

Latched/pulsed interrupt.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of lir in reg INT1_CFG.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_INT1\_CFG, I3G4250D\_INT\_LATCHED, I3G4250D\_INT\_PULSED, i3g4250d\_read\_reg(), and i3g4250d\_int1\_cfg\_t::lir.

Here is the call graph for this function:

```
i3g4250d_int_notification_get i3g4250d_read_reg
```

## 4.1.4.41 i3g4250d\_int\_notification\_set()

4.1 I3G4250D 47 Latched/pulsed interrupt.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)	
val	Change the values of lir in reg INT1_CFG.	

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ I3G4250D\_INT1\_CFG,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_int1\_cfg\_t::lir.$ 

Here is the call graph for this function:



## 4.1.4.42 i3g4250d\_int\_on\_threshold\_conf\_get()

Configure the interrupt threshold sign.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Struct of registers from INT1_CFG to.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
	, status (iiii ii 127 ii 61 ii 11 ii 16 iii 17 ii 16 ii 17 ii 16 ii 17 ii 16 ii 17 ii 16 ii 17 i

References I3G4250D\_INT1\_CFG, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.43 i3g4250d\_int\_on\_threshold\_conf\_set()

Configure the interrupt threshold sign.[set].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Struct of registers INT1_CFG

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_INT1\_CFG, and i3g4250d\_write\_reg().

Here is the call graph for this function:



## 4.1.4.44 i3g4250d\_int\_on\_threshold\_dur\_get()

Durationvalue.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)	
val	Get the values of d in reg INT1_DURATION.(ptr)	

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_int1\_duration\_t::d, I3G4250D\_INT1\_DURATION, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_int_on_threshold
_dur_get i3g4250d_read_reg
```

## 4.1.4.45 i3g4250d\_int\_on\_threshold\_dur\_set()

Durationvalue.[set].

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of d in reg INT1_DURATION

## Return values

Interface	status (MANDATORY: return 0 -> no Error)

References i3g4250d\_int1\_duration\_t::d, I3G4250D\_INT1\_DURATION, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), PROPERTY\_DISABLE, PROPERTY\_ENABLE, and i3g4250d\_int1\_duration\_t::wait.

Here is the call graph for this function:



## 4.1.4.46 i3g4250d\_int\_on\_threshold\_mode\_get()

AND/OR combination of interrupt events.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of and_or in reg INT1_CFG.(ptr)

### **Return values**

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_int1\_cfg\_t::and\_or, I3G4250D\_INT1\_CFG, I3G4250D\_INT1\_ON\_TH\_AND, I3G4250D\_INT1\_ON\_TH\_OR, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_int_on_threshold
_mode_get i3g4250d_read_reg
```

# 4.1.4.47 i3g4250d\_int\_on\_threshold\_mode\_set()

AND/OR combination of interrupt events.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of and_or in reg INT1_CFG

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_int1\_cfg\_t::and\_or, I3G4250D\_INT1\_CFG, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



## 4.1.4.48 i3g4250d\_int\_on\_threshold\_src\_get()

int\_on\_threshold\_src: [get]

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Union of registers from INT1_SRC to.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_SRC, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.4.49 i3g4250d\_int\_x\_threshold\_get()

Interrupt threshold on X.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of thsx in reg INT1_TSH_XH.(ptr)

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

 $References \ \ I3G4250D\_INT1\_TSH\_XH, \ I3G4250D\_INT1\_TSH\_XL, \ \ i3g4250d\_read\_reg(), \ and \ \ i3g4250d\_int1\_tsh\_xh\_t::thsx.$ 

Here is the call graph for this function:

```
i3g4250d_int_x_threshold_get i3g4250d_read_reg
```

## 4.1.4.50 i3g4250d\_int\_x\_threshold\_set()

Interrupt threshold on X.[set].

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of thsx in reg INT1_TSH_XH

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_TSH\_XH, I3G4250D\_INT1\_TSH\_XL, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), i3g4250d\_int1\_tsh\_xh\_t::thsx, and i3g4250d\_int1\_tsh\_xl\_t::thsx.

Here is the call graph for this function:



## 4.1.4.51 i3g4250d\_int\_y\_threshold\_get()

```
int32_t i3g4250d_int_y_threshold_get (  {\tt const\ stmdev\_ctx\_t\ *\ ctx,}   {\tt uint16\_t\ *\ val\ )}
```

Interrupt threshold on Y.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of thsy in reg INT1_TSH_YH.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_TSH\_YH, I3G4250D\_INT1\_TSH\_YL, i3g4250d\_read\_reg(), and i3g4250d\_int1\_tsh\_yh\_t::thsy.

Here is the call graph for this function:



## 4.1.4.52 i3g4250d\_int\_y\_threshold\_set()

Interrupt threshold on Y.[set].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of thsy in reg INT1_TSH_YH

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_TSH\_YH, I3G4250D\_INT1\_TSH\_YL, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_int1\_tsh\_yh\_t::thsy.

Here is the call graph for this function:



## 4.1.4.53 i3g4250d\_int\_z\_threshold\_get()

Interrupt threshold on Z.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)	
val	Get the values of thsz in reg INT1_TSH_ZH.(ptr)	

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References~l3G4250D\_INT1\_TSH\_ZH,~l3G4250D\_INT1\_TSH\_ZL,~i3g4250d\_read\_reg(),~and~i3g4250d\_int1\_tsh\_zh\_t::thsz.$ 

Here is the call graph for this function:

```
i3g4250d_int_z_threshold_get i3g4250d_read_reg
```

## 4.1.4.54 i3g4250d\_int\_z\_threshold\_set()

Interrupt threshold on Z.[set].

#### **Parameters**


ctx		Read / write interface definitions.(ptr)
vai	'	Change the values of thsz in reg INT1_TSH_ZH.

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ I3G4250D\_INT1\_TSH\_ZH,\ I3G4250D\_INT1\_TSH\_ZL,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_int1\_tsh\_zh\_t::thsz.$ 

Here is the call graph for this function:



# 4.1.4.55 i3g4250d\_lp\_bandwidth\_get()

```
int32_t i3g4250d_lp_bandwidth_get ( const \ stmdev\_ctx\_t * ctx, \\ i3g4250d\_bw\_t * val )
```

Lowpass filter bandwidth selection.[get].

#### **Parameters**

	ctx	Read / write interface definitions.(ptr)
	val	Get the values of "bw" in reg CTRL_REG1.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg1\_t::bw, I3G4250D\_CTRL\_REG1, I3G4250D\_CUT\_OFF\_HIGH, I3G4250D\_CUT\_OFF\_LOW, I3G4250D\_CUT\_OFF\_MEDIUM, I3G4250D\_CUT\_OFF\_VERY\_HIGH, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.4.56 i3g4250d\_lp\_bandwidth\_set()

```
int32_t i3g4250d_lp_bandwidth_set (  {\tt const\ stmdev\_ctx\_t\ *\ ctx}, \\ {\tt i3g4250d\_bw\_t\ val\ )}
```

Lowpass filter bandwidth selection.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of "bw" in reg CTRL_REG1.

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg1\_t::bw, I3G4250D\_CTRL\_REG1, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.4.57 i3g4250d\_pin\_int1\_route\_get()

Select the signal that need to route on int1 pad.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Read CTRL_REG3 int1 pad.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $\label{lem:reg3_t::i1_boot} References \quad i3g4250d\_ctrl\_reg3\_t::i1\_boot, \quad i3g4250d\_int1\_route\_t::i1\_boot, \quad i3g4250d\_ctrl\_reg3\_t::i1\_int1, \\ i3g4250d\_int1\_route\_t::i1\_int1, \\ i3g4250d\_read\_reg().$ 

Here is the call graph for this function:



# 4.1.4.58 i3g4250d\_pin\_int1\_route\_set()

Select the signal that need to route on int1 pad.[set].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Configure CTRL_REG3 int1 pad

## Return values

	Interface	status (MANDATORY: return 0 -> no Error)
--	-----------	--

References i3g4250d\_ctrl\_reg3\_t::i1\_boot, i3g4250d\_int1\_route\_t::i1\_boot, i3g4250d\_ctrl\_reg3\_t::i1\_int1, i3g4250d\_int1\_route\_t::i1\_int1, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.4.59 i3g4250d\_pin\_int2\_route\_get()

Select the signal that need to route on int2 pad.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Read CTRL_REG3 int2 pad.(ptr)

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

Here is the call graph for this function:

```
i3g4250d_pin_int2_route_get i3g4250d_read_reg
```

# 4.1.4.60 i3g4250d\_pin\_int2\_route\_set()

Select the signal that need to route on int2 pad.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Configure CTRL_REG3 int2 pad

## **Return values**

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg3\_t::i2\_drdy, i3g4250d\_int2\_route\_t::i2\_drdy, i3g4250d\_ctrl\_reg3\_t::i2\_empty, i3g4250d\_int2\_route\_t::i2\_orun, i3g4250d\_int2\_route\_t::i2\_orun, i3g4250d\_ctrl\_reg3\_t::i2\_wtm, i3g4250d\_int2\_route\_t::i2\_wtm, i3g4250d\_int2\_rou

Here is the call graph for this function:



# 4.1.4.61 i3g4250d\_pin\_mode\_get()

Push-pull/open drain selection on interrupt pads.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of pp_od in reg CTRL_REG3.(ptr)

## **Return values**

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_CTRL\_REG3, I3G4250D\_OPEN\_DRAIN, I3G4250D\_PUSH\_PULL, i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg3\_t::pp\_od.

Here is the call graph for this function:

```
i3g4250d_pin_mode_get i3g4250d_read_reg
```

# 4.1.4.62 i3g4250d\_pin\_mode\_set()

Push-pull/open drain selection on interrupt pads.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of pp_od in reg CTRL_REG3

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ I3G4250D\_CTRL\_REG3,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_ctrl\_reg3\_t::pp\_od.$ 

Here is the call graph for this function:



# 4.1.4.63 i3g4250d\_pin\_polarity\_get()

Pin active-high/low.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of h_lactive in reg CTRL_REG3.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg3\_t::h\_lactive, I3G4250D\_ACTIVE\_HIGH, I3G4250D\_ACTIVE\_LOW, I3G4250D\_CTRL\_REG3, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.4.64 i3g4250d\_pin\_polarity\_set()

Pin active-high/low.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of h_lactive in reg CTRL_REG3.

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg3\_t::h\_lactive, I3G4250D\_CTRL\_REG3, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.4.65 i3g4250d\_read\_reg()

```
uint8_t reg,
uint8_t * data,
uint16_t len )
```

Read generic device register.

#### **Parameters**

ctx	read / write interface definitions(ptr)
reg	register to read
data	pointer to buffer that store the data read(ptr)
len	number of consecutive register to read

### Return values

interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References stmdev\_ctx\_t::handle, and stmdev\_ctx\_t::read\_reg.

Referenced by i3g4250d\_angular\_rate\_raw\_get(), i3g4250d\_boot\_get(), i3g4250d\_boot\_set(), i3g4250d\_data\_format\_get(), i3g4250d\_data\_format\_set(), i3g4250d\_data\_rate\_get(), i3g4250d\_data\_rate\_set(), i3g4250d\_device\_id\_get(), i3g4250d\_fifo\_data\_level\_get(), i3g4250d\_fifo\_empty\_flag\_get(), i3g4250d\_fifo\_enable\_get(), i3g4250d\_fifo\_enable\_set(), i3g4250d\_fifo\_mode\_get(), i3g4250d\_fifo\_mode\_set(), i3g4250d\_fifo\_ovr\_flag\_get(), i3g4250d\_fifo\_watermark\_get(), i3g4250d\_fifo\_watermark\_set(), i3g4250d\_fifo\_wtm\_flag\_get(), i3g4250d\_filter\_path\_get(), i3g4250d\_filter\_path\_internal\_get(), i3g4250d\_filter\_path\_internal\_set(), i3g4250d\_filter\_path\_set(), i3g4250d\_flag\_data\_ready\_get(), i3g4250d\_full\_scale\_get(), i3g4250d\_full\_scale\_set(), i3g4250d\_hp\_bandwidth\_get(), i3g4250d\_hp\_bandwidth\_set(), i3g4250d\_hp\_mode\_get(), i3g4250d\_hp\_mode\_set(), i3g4250d\_hp\_reference\_value\_get(), i3g4250d\_hp\_reference\_value\_set(), i3g4250d\_int\_notification\_get()  $i3g4250d\_int\_notification\_set(), \quad i3g4250d\_int\_on\_threshold\_conf\_get(), \quad i3g4250d\_int\_on\_threshold\_dur\_get(), \\$ i3g4250d\_int\_on\_threshold\_dur\_set(), i3g4250d\_int\_on\_threshold\_mode\_get(), i3g4250d\_int\_on\_threshold\_mode\_set(), i3g4250d int on threshold src get(), i3g4250d int x threshold get(), i3g4250d int x threshold set(), i3g4250d int y threshold get()  $i3g4250d\_int\_y\_threshold\_set(), i3g4250d\_int\_z\_threshold\_get(), i3g4250d\_int\_z\_threshold\_set(), i3g4250d\_lp\_bandwidth\_get(), i3g4250d\_int\_z\_threshold\_set(), i3g4250d\_lp\_bandwidth\_get(), i3$ i3g4250d\_lp\_bandwidth\_set(), i3g4250d\_pin\_int1\_route\_get(), i3g4250d\_pin\_int1\_route\_set(), i3g4250d\_pin\_int2\_route\_get(), i3g4250d pin int2 route set(), i3g4250d pin mode get(), i3g4250d pin mode set(), i3g4250d pin polarity get(), i3g4250d\_pin\_polarity\_set(), i3g4250d\_self\_test\_get(), i3g4250d\_self\_test\_set(), i3g4250d\_spi\_mode\_get(), i3g4250d\_spi\_mode\_set(), i3g4250d\_status\_reg\_get(), and i3g4250d\_temperature\_raw\_get().

### 4.1.4.66 i3g4250d\_self\_test\_get()

Angular rate sensor self-test enable. [get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of st in reg CTRL_REG4.(ptr)

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_CTRL\_REG4, I3G4250D\_GY\_ST\_DISABLE, I3G4250D\_GY\_ST\_NEGATIVE, I3G4250D\_GY\_ST\_POSITIVE i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg4\_t::st.

Here is the call graph for this function:

```
i3g4250d_self_test_get i3g4250d_read_reg
```

# 4.1.4.67 i3g4250d\_self\_test\_set()

Angular rate sensor self-test enable. [set].

# **Parameters**


ctx	Read / write interface definitions.(ptr)
val	change the values of st in reg CTRL_REG4.

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_ctrl\_reg4\_t::st.

Here is the call graph for this function:



# 4.1.4.68 i3g4250d\_spi\_mode\_get()

SPI Serial Interface Mode selection.[get].

## **Parameters**

ctx	ctx Read / write interface definitions.(ptr)	
val	Get the values of sim in reg CTRL_REG4	.(ptr)

## **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), I3G4250D\_SPI\_3\_WIRE, I3G4250D\_SPI\_4\_WIRE, and i3g4250d\_ctrl\_reg4\_t::sim.

Here is the call graph for this function:



# 4.1.4.69 i3g4250d\_spi\_mode\_set()

```
int32_t i3g4250d_spi_mode_set (  \mbox{const stmdev\_ctx\_t} * \mbox{ctx}, \\ \mbox{i3g4250d\_sim\_t} \mbox{ } val \mbox{ )}
```

SPI Serial Interface Mode selection.[set].

# **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of sim in reg CTRL_REG4

## **Return values**

Interfece	status (MANDATORY: return 0 -> no Error)
IIIIeriace	Status (MANDATOR), Tetulli 0 -> 110 Ellol)

References I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_ctrl\_reg4\_t::sim.

Here is the call graph for this function:



# 4.1.4.70 i3g4250d\_status\_reg\_get()

The STATUS\_REG register is read by the primary interface.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	registers STATUS_REG

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_read\_reg(), and I3G4250D\_STATUS\_REG.

Here is the call graph for this function:



# 4.1.4.71 i3g4250d\_temperature\_raw\_get()

Temperature data.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
buff	Buffer that stores the data read.(ptr)

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_OUT\_TEMP, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.4.72 i3g4250d\_write\_reg()

Write generic device register.

## **Parameters**

ctx	read / write interface definitions(ptr)
reg	register to write
data	pointer to data to write in register reg(ptr)
len	number of consecutive register to write


# Return values

References stmdev\_ctx\_t::handle, and stmdev\_ctx\_t::write\_reg.

 $Referenced \ by \ i3g4250d\_boot\_set(), \ i3g4250d\_data\_format\_set(), \ i3g4250d\_data\_rate\_set(), \ i3g4250d\_fifo\_enable\_set(), \ i3g4250d\_fifo\_mode\_set(), \ i3g4250d\_fifo\_watermark\_set(), \ i3g4250d\_filter\_path\_internal\_set(), \ i3g4250d\_filter\_path\_set(), \ i3g4250d\_filter$ 

 $i3g4250d\_full\_scale\_set(), i3g4250d\_hp\_bandwidth\_set(), i3g4250d\_hp\_mode\_set(), i3g4250d\_hp\_reference\_value\_set(), i3g4250d\_int\_notification\_set(), i3g4250d\_int\_on\_threshold\_conf\_set(), i3g4250d\_int\_on\_threshold\_dur\_set(), i3g4250d\_int\_on\_threshold\_set(), i3g4250d\_int\_v\_threshold\_set(), i3g4250d\_int\_v\_threshold\_set(), i3g4250d\_int\_v\_threshold\_set(), i3g4250d\_int\_v\_threshold\_set(), i3g4250d\_pin\_int1\_route\_set(), i3g4250d\_pin\_int2\_route\_set(), i3g4250d\_pin\_mode\_set(), i3g4250d\_pin\_mode\_set(), i3g4250d\_pin\_polarity\_set(), i3g4250d\_self\_test\_set(), and i3g4250d\_spi\_mode\_set(). \\$ 

Here is the caller graph for this function:



# 4.1.5 I3G4250D\_Interfaces\_Functions

This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0 -> no Error.

Collaboration diagram for I3G4250D\_Interfaces\_Functions:



## **Functions**

- int32\_t \_\_weak i3g4250d\_read\_reg (const stmdev\_ctx\_t \*ctx, uint8\_t reg, uint8\_t \*data, uint16\_t len)

  Read generic device register.
- int32\_t \_\_weak i3g4250d\_write\_reg (const stmdev\_ctx\_t \*ctx, uint8\_t reg, uint8\_t \*data, uint16\_t len) Write generic device register.

## 4.1.5.1 Detailed Description

This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0 -> no Error.

# 4.1.5.2 Function Documentation

# 4.1.5.2.1 i3g4250d\_read\_reg()

Read generic device register.

## **Parameters**

ctx	read / write interface definitions(ptr)
reg	register to read
data	pointer to buffer that store the data read(ptr)
len	number of consecutive register to read

#### Return values

```
interface status (MANDATORY: return 0 -> no Error)
```

References stmdev ctx t::handle, and stmdev ctx t::read reg.

Referenced by i3g4250d\_angular\_rate\_raw\_get(), i3g4250d\_boot\_get(), i3g4250d\_boot\_set(), i3g4250d\_data\_format\_get(), i3g4250d\_data\_format\_set(), i3g4250d\_data\_rate\_get(), i3g4250d\_data\_rate\_set(), i3g4250d\_device\_id\_get(),  $i3g4250d\_fifo\_data\_level\_get(), i3g4250d\_fifo\_empty\_flag\_get(), i3g4250d\_fifo\_enable\_get(), i3g4250d\_fifo\_enable\_set(), i3g4250d\_fifo\_enable$ i3g4250d fifo mode get(), i3g4250d fifo mode set(), i3g4250d fifo ovr flag get(), i3g4250d fifo watermark get(), i3g4250d fifo watermark set(), i3g4250d fifo wtm flag get(), i3g4250d filter path get(), i3g4250d filter path internal get(), i3g4250d filter path internal set(), i3g4250d filter path set(), i3g4250d flag data ready get(), i3g4250d full scale get(), i3g4250d full scale set(), i3g4250d hp bandwidth get(), i3g4250d hp bandwidth set(), i3g4250d hp mode get(), i3g4250d\_hp\_mode\_set(), i3g4250d\_hp\_reference\_value\_get(), i3g4250d\_hp\_reference\_value\_set(), i3g4250d\_int\_notification\_get() i3g4250d\_int\_notification\_set(), i3g4250d\_int\_on\_threshold\_conf\_get(), i3g4250d\_int\_on\_threshold\_dur\_get(), i3g4250d int on threshold dur set(), i3g4250d int on threshold mode get(), i3g4250d int on threshold mode set(), i3g4250d\_int\_on\_threshold\_src\_get(), i3g4250d\_int\_x\_threshold\_get(), i3g4250d\_int\_x\_threshold\_set(), i3g4250d\_int\_y\_threshold\_get(), i3g4250d\_int\_x\_threshold\_set(), i3g4250d\_int\_y\_threshold\_get(), i3g4250d\_int\_x\_threshold\_set(), i3g4250d\_int\_x\_threshold\_  $i3g4250d\_int\_y\_threshold\_set(), i3g4250d\_int\_z\_threshold\_get(), i3g4250d\_int\_z\_threshold\_set(), i3g4250d\_lp\_bandwidth\_get(), i3g4250d\_int\_z\_threshold\_set(), i3g4250d\_lp\_bandwidth\_get(), i3$ i3g4250d lp bandwidth set(), i3g4250d pin int1 route get(), i3g4250d pin int1 route set(), i3g4250d pin int2 route get(), i3g4250d\_pin\_int2\_route\_set(), i3g4250d\_pin\_mode\_get(), i3g4250d\_pin\_mode\_set(), i3g4250d\_pin\_polarity\_get(), i3g4250d\_pin\_polarity\_set(), i3g4250d\_self\_test\_get(), i3g4250d\_self\_test\_set(), i3g4250d\_spi\_mode\_get(), i3g4250d\_spi\_mode\_set(), i3g4250d\_status\_reg\_get(), and i3g4250d\_temperature\_raw\_get().

## 4.1.5.2.2 i3g4250d write reg()

Write generic device register.

#### **Parameters**

ctx	read / write interface definitions(ptr)
reg	register to write
data	pointer to data to write in register reg(ptr)
len	number of consecutive register to write

# Return values


or)

References stmdev\_ctx\_t::handle, and stmdev\_ctx\_t::write\_reg.

Referenced by i3g4250d\_boot\_set(), i3g4250d\_data\_format\_set(), i3g4250d\_data\_rate\_set(), i3g4250d\_fifo\_enable\_set(), i3g4250d\_fifo\_mode\_set(), i3g4250d\_fifo\_watermark\_set(), i3g4250d\_filter\_path\_internal\_set(), i3g4250d\_filter\_path\_set(), i3g4250d\_filter

 $i3g4250d\_int\_z\_threshold\_set(), i3g4250d\_lp\_bandwidth\_set(), i3g4250d\_pin\_int1\_route\_set(), i3g4250d\_pin\_int2\_route\_set(), i3g4250d\_pin\_mode\_set(), i3g4250d\_pin\_polarity\_set(), i3g4250d\_self\_test\_set(), and i3g4250d\_spi\_mode\_set().$ 


Here is the caller graph for this function:



# 4.1.6 I3G4250D\_Sensitivity

These functions convert raw-data into engineering units.

Collaboration diagram for I3G4250D\_Sensitivity:



## **Functions**

- float\_t i3g4250d\_from\_fs245dps\_to\_mdps (int16\_t lsb)
- float\_t i3g4250d\_from\_lsb\_to\_celsius (int16\_t lsb)

# 4.1.6.1 Detailed Description

These functions convert raw-data into engineering units.


# 4.1.6.2 Function Documentation

# 4.1.6.2.1 i3g4250d\_from\_fs245dps\_to\_mdps()

```
float_t i3g4250d_from_fs245dps_to_mdps ( int16\_t \ \mathit{lsb} \ )
```

Referenced by main().

Here is the caller graph for this function:



# 4.1.6.2.2 i3g4250d\_from\_lsb\_to\_celsius()

```
float_t i3g4250d_from_lsb_to_celsius ( int16\_t \ lsb \ )
```

# 4.1.7 I3G4250D\_data\_generation

This section groups all the functions concerning data generation.

Collaboration diagram for I3G4250D\_data\_generation:



#### **Functions**

- int32\_t i3g4250d\_data\_rate\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_dr\_t \*val)

  \*\*Accelerometer data rate selection.[get].
- int32\_t i3g4250d\_data\_rate\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_dr\_t val)

  \*\*Accelerometer data rate selection.[set].
- int32\_t i3g4250d\_flag\_data\_ready\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)

  \*\*Accelerometer new data available.[get].
- int32\_t i3g4250d\_full\_scale\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_fs\_t \*val) Gyroscope full-scale selection.[get].
- int32\_t i3g4250d\_full\_scale\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_fs\_t val) *Gyroscope full-scale selection.[set].*
- int32\_t i3g4250d\_status\_reg\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_status\_reg\_t \*val)

  The STATUS\_REG register is read by the primary interface.[get].

## 4.1.7.1 Detailed Description

This section groups all the functions concerning data generation.

#### 4.1.7.2 Function Documentation

# 4.1.7.2.1 i3g4250d\_data\_rate\_get()

Accelerometer data rate selection.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of dr in reg CTRL_REG1.(ptr)

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg1\_t::dr, I3G4250D\_CTRL\_REG1, I3G4250D\_ODR\_100Hz, I3G4250D\_ODR\_200Hz, I3G4250D\_ODR\_400Hz, I3G4250D\_ODR\_800Hz, I3G4250D\_ODR\_OFF, I3G4250D\_ODR\_SLEEP, i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg1\_t::pd.

Here is the call graph for this function:



# 4.1.7.2.2 i3g4250d\_data\_rate\_set()

Accelerometer data rate selection.[set].

#### **Parameters**

	ctx	Read / write interface definitions.(ptr)
Ī	val	Change the values of dr in reg CTRL_REG1


## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References  $i3g4250d\_ctrl\_reg1\_t::dr$ ,  $l3G4250D\_CTRL\_REG1$ ,  $i3g4250d\_read\_reg()$ ,  $i3g4250d\_write\_reg()$ , and  $i3g4250d\_ctrl\_reg1\_t::pd$ .

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



# 4.1.7.2.3 i3g4250d\_flag\_data\_ready\_get()

Accelerometer new data available.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of "zyxda" in reg STATUS_REG.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_read\_reg(), I3G4250D\_STATUS\_REG, and i3g4250d\_status\_reg\_t::zyxda.

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



# 4.1.7.2.4 i3g4250d\_full\_scale\_get()

Gyroscope full-scale selection.[get].

## **Parameters**

ctx	read / write interface definitions(ptr)
val	Get the values of fs in reg CTRL_REG4

# Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg4\_t::fs, I3G4250D\_2000dps, I3G4250D\_245dps, I3G4250D\_500dps, I3G4250D\_CTRL\_REG4, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.7.2.5 i3g4250d\_full\_scale\_set()

Gyroscope full-scale selection.[set].

#### **Parameters**


ctx	read / write interface definitions(ptr)
val	change the values of fs in reg CTRL_REG4

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg4\_t::fs, I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.7.2.6 i3g4250d\_status\_reg\_get()

```
int32_t i3g4250d_status_reg_get (  {\tt const\ stmdev\_ctx\_t\ *\ ctx,}   {\tt i3g4250d\_status\_reg\_t\ *\ val\ )}
```

The STATUS\_REG register is read by the primary interface.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	registers STATUS_REG

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_read\_reg(), and I3G4250D\_STATUS\_REG.

Here is the call graph for this function:



# 4.1.8 I3G4250D\_Dataoutput

This section groups all the data output functions.

Collaboration diagram for I3G4250D\_Dataoutput:



## **Functions**

- int32\_t i3g4250d\_angular\_rate\_raw\_get (const stmdev\_ctx\_t \*ctx, int16\_t \*val)

  Angular rate sensor. The value is expressed as a 16-bit word in two's complement.[get].
- int32\_t i3g4250d\_temperature\_raw\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*buff)

  Temperature data.[get].

# 4.1.8.1 Detailed Description

This section groups all the data output functions.

# 4.1.8.2 Function Documentation

# 4.1.8.2.1 i3g4250d\_angular\_rate\_raw\_get()

Angular rate sensor. The value is expressed as a 16-bit word in two's complement.[get].

# **Parameters**

ctx	Read / write interface definitions.(ptr)
buff	Buffer that stores the data read.(ptr)

# **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--


References I3G4250D\_OUT\_X\_L, and i3g4250d\_read\_reg().

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



# 4.1.8.2.2 i3g4250d\_temperature\_raw\_get()

Temperature data.[get].

# **Parameters**

ctx	Read / write interface definitions.(ptr)
buff	Buffer that stores the data read.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_OUT\_TEMP, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.9 I3G4250D\_common

This section groups common useful functions.

Collaboration diagram for I3G4250D\_common:



## **Functions**

```
• int32_t i3g4250d_boot_get (const stmdev_ctx_t *ctx, uint8_t *val)

Reboot memory content. Reload the calibration parameters.[get].
```

• int32\_t i3g4250d\_boot\_set (const stmdev\_ctx\_t \*ctx, uint8\_t val)

Reboot memory content. Reload the calibration parameters.[set].

- int32\_t i3g4250d\_data\_format\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_ble\_t \*val) Big/Little Endian data selection.[get].
- int32\_t i3g4250d\_data\_format\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_ble\_t val) Big/Little Endian data selection.[set].
- int32\_t i3g4250d\_device\_id\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*buff)
   Device Who aml.[get].
- int32\_t i3g4250d\_self\_test\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_st\_t \*val)

  Angular rate sensor self-test enable. [get].
- int32\_t i3g4250d\_self\_test\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_st\_t val)

  Angular rate sensor self-test enable. [set].

# 4.1.9.1 Detailed Description

This section groups common useful functions.

#### 4.1.9.2 Function Documentation

## 4.1.9.2.1 i3g4250d\_boot\_get()

Reboot memory content. Reload the calibration parameters.[get].

# Parameters

ctx	Read / write interface definitions.(ptr)
val	Get the values of boot in reg CTRL_REG5.(ptr)

### Return values

```
interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg5\_t::boot, I3G4250D\_CTRL\_REG5, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.9.2.2 i3g4250d\_boot\_set()

Reboot memory content. Reload the calibration parameters.[set].


## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of boot in reg CTRL_REG5.

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg5\_t::boot, I3G4250D\_CTRL\_REG5, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg(). Here is the call graph for this function:



# 4.1.9.2.3 i3g4250d\_data\_format\_get()

```
int32_t i3g4250d_data_format_get (  {\tt const\ stmdev\_ctx\_t\ *\ ctx,}   {\tt i3g4250d\_ble\_t\ *\ val\ )}
```

Big/Little Endian data selection.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of "ble" in reg CTRL_REG4.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg4\_t::ble, I3G4250D\_AUX\_LSB\_AT\_LOW\_ADD, I3G4250D\_AUX\_MSB\_AT\_LOW\_ADD, I3G4250D\_CTRL\_REG4, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_data_format_get i3g4250d_read_reg
```

# 4.1.9.2.4 i3g4250d\_data\_format\_set()

Big/Little Endian data selection.[set].

# Parameters


ctx	Read / write interface definitions.(ptr)
val	Change the values of "ble" in reg CTRL_REG4.

## **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg4\_t::ble, I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.9.2.5 i3g4250d\_device\_id\_get()

Device Who aml.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
buff	Buffer that stores the data read.(ptr)

# Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_read\_reg(), and I3G4250D\_WHO\_AM\_I.

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



# 4.1.9.2.6 i3g4250d\_self\_test\_get()

Angular rate sensor self-test enable. [get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of st in reg CTRL_REG4.(ptr)

# Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_CTRL\_REG4, I3G4250D\_GY\_ST\_DISABLE, I3G4250D\_GY\_ST\_NEGATIVE, I3G4250D\_GY\_ST\_POSITIVE i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg4\_t::st.

Here is the call graph for this function:



## 4.1.9.2.7 i3g4250d\_self\_test\_set()

Angular rate sensor self-test enable. [set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	change the values of st in reg CTRL_REG4.

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_ctrl\_reg4\_t::st.

Here is the call graph for this function:



# 4.1.10 I3G4250D\_filters

This section group all the functions concerning the filters configuration.

Collaboration diagram for I3G4250D\_filters:



# **Functions**

- int32\_t i3g4250d\_filter\_path\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_out\_sel\_t \*val) Out/FIFO selection path. [get].
- int32\_t i3g4250d\_filter\_path\_internal\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_int1\_sel\_t \*val)

  Interrupt generator selection path.[get].
- int32\_t i3g4250d\_filter\_path\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_out\_sel\_t val)

Out/FIFO selection path. [set].

- int32\_t i3g4250d\_hp\_bandwidth\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_hpcf\_t \*val)

  High-pass filter bandwidth selection.[get].
- int32\_t i3g4250d\_hp\_bandwidth\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_hpcf\_t val) High-pass filter bandwidth selection.[set].
- int32\_t i3g4250d\_hp\_mode\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_hpm\_t \*val)

  High-pass filter mode selection. [get].
- int32\_t i3g4250d\_hp\_mode\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_hpm\_t val)

  High-pass filter mode selection. [set].
- int32\_t i3g4250d\_hp\_reference\_value\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)

  \*\*Reference value for high-pass filter.[get].
- int32\_t i3g4250d\_hp\_reference\_value\_set (const stmdev\_ctx\_t \*ctx, uint8\_t val)

  Reference value for high-pass filter.[set].
- int32\_t i3g4250d\_lp\_bandwidth\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_bw\_t \*val) Lowpass filter bandwidth selection.[get].
- int32\_t i3g4250d\_lp\_bandwidth\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_bw\_t val) Lowpass filter bandwidth selection.[set].

## 4.1.10.1 Detailed Description

This section group all the functions concerning the filters configuration.

## 4.1.10.2 Function Documentation

## 4.1.10.2.1 i3g4250d filter path get()

Out/FIFO selection path. [get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of out_sel in reg CTRL_REG5.(ptr)

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg5\_t::hpen, I3G4250D\_CTRL\_REG5, I3G4250D\_LPF1\_HP\_LPF2\_ON\_OUT, I3G4250D\_LPF1\_HP\_ON\_OUT, I3G4250D\_LPF1\_LPF2\_ON\_OUT, I3G4250D\_ONLY\_LPF1\_ON\_OUT, i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg5\_t::out\_sel.

Here is the call graph for this function:



## 4.1.10.2.2 i3g4250d filter path internal get()

Interrupt generator selection path.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)	
val	Get the values of int1_sel in reg CTRL_REG5.(ptr)	

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg5\_t::hpen, I3G4250D\_CTRL\_REG5, I3G4250D\_LPF1\_HP\_LPF2\_ON\_INT, I3G4250D\_LPF1\_HP\_ON\_INT, I3G4250D\_LPF1\_LPF2\_ON\_INT, I3G4250D\_ONLY\_LPF1\_ON\_INT, i3g4250d\_read\_reg(), and i3g4250d\_ctrl\_reg5\_t::int1\_sel.

Here is the call graph for this function:

```
i3g4250d_filter_path
_internal_get i3g4250d_read_reg
```

# 4.1.10.2.3 i3g4250d\_filter\_path\_internal\_set()

4.1 I3G4250D 93 Interrupt generator selection path.[set].

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of int1_sel in reg CTRL_REG5

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ i3g4250d\_ctrl\_reg5\_t::hpen,\ l3G4250D\_CTRL\_REG5,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_ctrl\_reg5\_t::int1\_sel.$ 

Here is the call graph for this function:



# 4.1.10.2.4 i3g4250d\_filter\_path\_set()

Out/FIFO selection path. [set].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of "out_sel" in reg CTRL_REG5.


#### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--


 $References\ i3g4250d\_ctrl\_reg5\_t::hpen,\ l3G4250D\_CTRL\_REG5,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_ctrl\_reg5\_t::out\_sel.$ 

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



## 4.1.10.2.5 i3g4250d\_hp\_bandwidth\_get()

High-pass filter bandwidth selection.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of hpcf in reg CTRL_REG2.(ptr)

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg2\_t::hpcf, I3G4250D\_CTRL\_REG2, I3G4250D\_HP\_LEVEL\_0, I3G4250D\_HP\_LEVEL\_1, I3G4250D\_HP\_LEVEL\_2, I3G4250D\_HP\_LEVEL\_3, I3G4250D\_HP\_LEVEL\_4, I3G4250D\_HP\_LEVEL\_5, I3G4250D\_HP\_LEVEL\_6, I3G4250D\_HP\_LEVEL\_7, I3G4250D\_HP\_LEVEL\_8, I3G4250D\_HP\_LEVEL\_9, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.10.2.6 i3g4250d\_hp\_bandwidth\_set()

```
int32_t i3g4250d_hp_bandwidth_set ( const \ stmdev\_ctx\_t \ * \ ctx, \\ i3g4250d\_hpcf\_t \ val )
```

High-pass filter bandwidth selection.[set].

### **Parameters**

ct	tx	Read / write interface definitions.(ptr)
Vá	al	Change the values of "hpcf" in reg CTRL_REG2.


### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--


 $References\ i3g4250d\_ctrl\_reg2\_t::hpcf,\ l3G4250D\_CTRL\_REG2,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_write\_reg().$ 

Referenced by main().

Here is the call graph for this function:



Here is the caller graph for this function:



# 4.1.10.2.7 i3g4250d\_hp\_mode\_get()

High-pass filter mode selection. [get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of hpm in reg CTRL_REG2.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg2\_t::hpm, I3G4250D\_CTRL\_REG2, I3G4250D\_HP\_AUTO\_RESET\_ON\_INT, I3G4250D\_HP\_NORMAL\_MODE, I3G4250D\_HP\_NORMAL\_MODE\_WITH\_RST, I3G4250D\_HP\_REFERENCE\_SIGNAL, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_hp_mode_get i3g4250d_read_reg
```

## 4.1.10.2.8 i3g4250d\_hp\_mode\_set()

High-pass filter mode selection. [set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of "hpm" in reg CTRL_REG2.

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ i3g4250d\_ctrl\_reg2\_t::hpm,\ l3G4250D\_CTRL\_REG2,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_write\_reg().$ 

Here is the call graph for this function:



# 4.1.10.2.9 i3g4250d\_hp\_reference\_value\_get()

Reference value for high-pass filter.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of ref in reg REFERENCE.(ptr)

# Return values

Interface	status (MANDATORY: return 0 -> no Error)

References i3g4250d\_read\_reg(), I3G4250D\_REFERENCE, and i3g4250d\_reference\_t::ref.

Here is the call graph for this function:



# 4.1.10.2.10 i3g4250d\_hp\_reference\_value\_set()

Reference value for high-pass filter.[set].


#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of ref in reg REFERENCE

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_read\_reg(), l3G4250D\_REFERENCE, i3g4250d\_write\_reg(), and i3g4250d\_reference\_t::ref. Here is the call graph for this function:



## 4.1.10.2.11 i3g4250d\_lp\_bandwidth\_get()

```
int32_t i3g4250d_lp_bandwidth_get ( const \ stmdev\_ctx\_t * ctx, \\ i3g4250d\_bw\_t * val )
```

Lowpass filter bandwidth selection.[get].

### **Parameters**

ctx Read / write interface definitions.(ptr)	
val	Get the values of "bw" in reg CTRL_REG1.(ptr)

### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg1\_t::bw, I3G4250D\_CTRL\_REG1, I3G4250D\_CUT\_OFF\_HIGH, I3G4250D\_CUT\_OFF\_LOW, I3G4250D\_CUT\_OFF\_MEDIUM, I3G4250D\_CUT\_OFF\_VERY\_HIGH, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_lp_bandwidth_get i3g4250d_read_reg
```

## 4.1.10.2.12 i3g4250d\_lp\_bandwidth\_set()

Lowpass filter bandwidth selection.[set].

# **Parameters**


ctx	Read / write interface definitions.(ptr)	
val	Change the values of "bw" in reg CTRL_REG1.	

### **Return values**

Interface status (	MANDATORY: return 0 -> no Error)
--------------------	----------------------------------

References i3g4250d\_ctrl\_reg1\_t::bw, I3G4250D\_CTRL\_REG1, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.11 I3G4250D\_serial\_interface

This section groups all the functions concerning main serial interface management.

Collaboration diagram for I3G4250D\_serial\_interface:



## **Functions**

- int32\_t i3g4250d\_spi\_mode\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_sim\_t \*val) SPI Serial Interface Mode selection.[get].
- int32\_t i3g4250d\_spi\_mode\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_sim\_t val) SPI Serial Interface Mode selection.[set].

# 4.1.11.1 Detailed Description

This section groups all the functions concerning main serial interface management.

### 4.1.11.2 Function Documentation

## 4.1.11.2.1 i3g4250d\_spi\_mode\_get()

SPI Serial Interface Mode selection.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of sim in reg CTRL_REG4.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), I3G4250D\_SPI\_3\_WIRE, I3G4250D\_SPI\_4\_WIRE, and i3g4250d\_ctrl\_reg4\_t::sim.

Here is the call graph for this function:



# 4.1.11.2.2 i3g4250d\_spi\_mode\_set()

SPI Serial Interface Mode selection.[set].

## Parameters


ctx	Read / write interface definitions.(ptr)
val	Change the values of sim in reg CTRL_REG4

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_CTRL\_REG4, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_ctrl\_reg4\_t::sim.

Here is the call graph for this function:



## 4.1.12 I3G4250D\_interrupt\_pins

This section groups all the functions that manage interrupt pins.

Collaboration diagram for I3G4250D interrupt pins:



### **Functions**

- int32\_t i3g4250d\_int\_notification\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_lir\_t \*val) Latched/pulsed interrupt.[get].
- int32\_t i3g4250d\_int\_notification\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_lir\_t val) Latched/pulsed interrupt.[set].
- int32\_t i3g4250d\_pin\_int1\_route\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_int1\_route\_t \*val) Select the signal that need to route on int1 pad.[get].
- int32\_t i3g4250d\_pin\_int1\_route\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_int1\_route\_t val) Select the signal that need to route on int1 pad.[set].
- int32\_t i3g4250d\_pin\_int2\_route\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_int2\_route\_t \*val) Select the signal that need to route on int2 pad.[get].
- int32\_t i3g4250d\_pin\_int2\_route\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_int2\_route\_t val) Select the signal that need to route on int2 pad.[set].
- int32\_t i3g4250d\_pin\_mode\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_pp\_od\_t \*val) Push-pull/open drain selection on interrupt pads.[get].
- int32\_t i3g4250d\_pin\_mode\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_pp\_od\_t val)

  Push-pull/open drain selection on interrupt pads.[set].
- int32\_t i3g4250d\_pin\_polarity\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_h\_lactive\_t \*val) Pin active-high/low.[get].
- int32\_t i3g4250d\_pin\_polarity\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_h\_lactive\_t val) Pin active-high/low.[set].

## 4.1.12.1 Detailed Description

This section groups all the functions that manage interrupt pins.

### 4.1.12.2 Function Documentation

## 4.1.12.2.1 i3g4250d\_int\_notification\_get()

Latched/pulsed interrupt.[get].

# **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of lir in reg INT1_CFG.(ptr)

#### Return values

Interface status (MANDATORY: return 0 ->	> no Error)
--	-------------

References I3G4250D\_INT1\_CFG, I3G4250D\_INT\_LATCHED, I3G4250D\_INT\_PULSED, i3g4250d\_read\_reg(), and i3g4250d\_int1\_cfg\_t::lir.

Here is the call graph for this function:

```
i3g4250d_int_notification_get i3g4250d_read_reg
```

## 4.1.12.2.2 i3g4250d\_int\_notification\_set()

Latched/pulsed interrupt.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of lir in reg INT1_CFG.

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_INT1\_CFG, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_int1\_cfg\_t::lir.

Here is the call graph for this function:



## 4.1.12.2.3 i3g4250d\_pin\_int1\_route\_get()

Select the signal that need to route on int1 pad.[get].

# Parameters


ct	Χ	Read / write interface definitions.(ptr)
Va	a/	Read CTRL_REG3 int1 pad.(ptr)

#### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References \quad i3g4250d\_ctrl\_reg3\_t::i1\_boot, \quad i3g4250d\_int1\_route\_t::i1\_boot, \quad i3g4250d\_ctrl\_reg3\_t::i1\_int1, \\ i3g4250d\_int1\_route\_t::i1\_int1, \\ i3g4250d\_int1\_route\_t::i1\_int1, \\ i3g4250d\_read\_reg().$ 

Here is the call graph for this function:



### 4.1.12.2.4 i3g4250d\_pin\_int1\_route\_set()

Select the signal that need to route on int1 pad.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Configure CTRL_REG3 int1 pad

### **Return values**

Interface s	status (MANDATORY: return 0 -> no Error)
-------------	--

References i3g4250d\_ctrl\_reg3\_t::i1\_boot, i3g4250d\_int1\_route\_t::i1\_boot, i3g4250d\_ctrl\_reg3\_t::i1\_int1, i3g4250d\_int1\_route\_t::i1\_int1, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



## 4.1.12.2.5 i3g4250d\_pin\_int2\_route\_get()

Select the signal that need to route on int2 pad.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Read CTRL REG3 int2 pad.(ptr)

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References i 3g4250d\_ctrl\_reg3\_t::i2\_drdy, i 3g4250d\_int2\_route\_t::i2\_drdy, i 3g4250d\_ctrl\_reg3\_t::i2\_empty, i 3g4250d\_int2\_route\_t::i2\_empty, i 3g4250d\_int2\_route\_t::i2\_empty, i 3g4250d\_ctrl\_reg3\_t::i2\_orun, i 3g4250d\_int2\_route\_t::i2\_orun, i 3g4250d\_ctrl\_reg3\_t::i2\_wtm, i 3g4250d\_int2\_route\_t::i2\_wtm, i 3g4250d\_int2\_route$ 

Here is the call graph for this function:

```
i3g4250d_pin_int2_route_get i3g4250d_read_reg
```

## 4.1.12.2.6 i3g4250d\_pin\_int2\_route\_set()

Select the signal that need to route on int2 pad.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Configure CTRL_REG3 int2 pad

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg3\_t::i2\_drdy, i3g4250d\_int2\_route\_t::i2\_drdy, i3g4250d\_ctrl\_reg3\_t::i2\_empty, i3g4250d\_int2\_route\_t::i2\_empty, i3g4250d\_ctrl\_reg3\_t::i2\_orun, i3g4250d\_int2\_route\_t::i2\_orun, i3g4250d\_ctrl\_reg3\_t::i2\_wtm, i3g4250d\_int2\_route\_t::i2\_wtm, i3g4250d\_int2\_route\_t::i2\_wtm, i3g4250d\_eread\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



### 4.1.12.2.7 i3g4250d\_pin\_mode\_get()

Push-pull/open drain selection on interrupt pads.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of pp_od in reg CTRL_REG3.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ I3G4250D\_CTRL\_REG3,\ I3G4250D\_OPEN\_DRAIN,\ I3G4250D\_PUSH\_PULL,\ i3g4250d\_read\_reg(),\ and\ i3g4250d\_ctrl\_reg3\_t::pp\_od.$ 

Here is the call graph for this function:



## 4.1.12.2.8 i3g4250d\_pin\_mode\_set()

Push-pull/open drain selection on interrupt pads.[set].

## **Parameters**


Ci	tx	Read / write interface definitions.(ptr)
Vä	al	Change the values of pp_od in reg CTRL_REG3

### Return values

Interface	status (MANDATORY: return 0 -> no Error)	
-----------	--	--

References I3G4250D\_CTRL\_REG3, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_ctrl\_reg3\_t::pp\_od.

Here is the call graph for this function:



# 4.1.12.2.9 i3g4250d\_pin\_polarity\_get()

Pin active-high/low.[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of h_lactive in reg CTRL_REG3.(ptr)

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_ctrl\_reg3\_t::h\_lactive, l3G4250D\_ACTIVE\_HIGH, l3G4250D\_ACTIVE\_LOW, l3G4250D\_CTRL\_REG3, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_pin_polarity_get i3g4250d_read_reg
```

### 4.1.12.2.10 i3g4250d\_pin\_polarity\_set()

Pin active-high/low.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of h_lactive in reg CTRL_REG3.

#### **Return values**

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg3\_t::h\_lactive, I3G4250D\_CTRL\_REG3, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.13 interrupt\_on\_threshold

This section groups all the functions that manage the event generation on threshold.

Collaboration diagram for interrupt\_on\_threshold:



#### **Functions**

- int32\_t i3g4250d\_int\_on\_threshold\_conf\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_int1\_cfg\_t \*val) Configure the interrupt threshold sign.[get].
- int32\_t i3g4250d\_int\_on\_threshold\_conf\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_int1\_cfg\_t \*val) Configure the interrupt threshold sign.[set].
- int32\_t i3g4250d\_int\_on\_threshold\_dur\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)

  \*\*Durationvalue.[get].
- int32\_t i3g4250d\_int\_on\_threshold\_dur\_set (const stmdev\_ctx\_t \*ctx, uint8\_t val)

Durationvalue.[set].

- int32\_t i3g4250d\_int\_on\_threshold\_mode\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_and\_or\_t \*val) AND/OR combination of interrupt events.[get].
- int32\_t i3g4250d\_int\_on\_threshold\_mode\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_and\_or\_t val) AND/OR combination of interrupt events.[set].
- int32\_t i3g4250d\_int\_on\_threshold\_src\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_int1\_src\_t \*val)
   int\_on\_threshold\_src: [get]
- int32\_t i3g4250d\_int\_x\_threshold\_get (const stmdev\_ctx\_t \*ctx, uint16\_t \*val)

  Interrupt threshold on X.[get].
- int32\_t i3g4250d\_int\_x\_threshold\_set (const stmdev\_ctx\_t \*ctx, uint16\_t val)

  Interrupt threshold on X.[set].
- int32\_t i3g4250d\_int\_y\_threshold\_get (const stmdev\_ctx\_t \*ctx, uint16\_t \*val)

  Interrupt threshold on Y.[get].
- int32\_t i3g4250d\_int\_y\_threshold\_set (const stmdev\_ctx\_t \*ctx, uint16\_t val)

  Interrupt threshold on Y.[set].
- int32\_t i3g4250d\_int\_z\_threshold\_get (const stmdev\_ctx\_t \*ctx, uint16\_t \*val)

  Interrupt threshold on Z.[get].
- int32\_t i3g4250d\_int\_z\_threshold\_set (const stmdev\_ctx\_t \*ctx, uint16\_t val)

  Interrupt threshold on Z.[set].

### 4.1.13.1 Detailed Description

This section groups all the functions that manage the event generation on threshold.

#### 4.1.13.2 Function Documentation

# 4.1.13.2.1 i3g4250d\_int\_on\_threshold\_conf\_get()

Configure the interrupt threshold sign.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Struct of registers from INT1_CFG to.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_CFG, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.13.2.2 i3g4250d\_int\_on\_threshold\_conf\_set()

Configure the interrupt threshold sign.[set].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Struct of registers INT1_CFG

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_INT1\_CFG, and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.13.2.3 i3g4250d\_int\_on\_threshold\_dur\_get()

Durationvalue.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of d in reg INT1_DURATION.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_int1\_duration\_t::d, I3G4250D\_INT1\_DURATION, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_int_on_threshold _____i3g4250d_read_reg
```

# 4.1.13.2.4 i3g4250d\_int\_on\_threshold\_dur\_set()

Durationvalue.[set].

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of d in reg INT1_DURATION

## Return values

Interface	status (MANDATORY: return 0 -> no Error)

References i3g4250d\_int1\_duration\_t::d, I3G4250D\_INT1\_DURATION, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), PROPERTY\_DISABLE, PROPERTY\_ENABLE, and i3g4250d\_int1\_duration\_t::wait.

Here is the call graph for this function:



## 4.1.13.2.5 i3g4250d\_int\_on\_threshold\_mode\_get()

AND/OR combination of interrupt events.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of and_or in reg INT1_CFG.(ptr)

### Return values

```
| Interface | status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_int1\_cfg\_t::and\_or, I3G4250D\_INT1\_CFG, I3G4250D\_INT1\_ON\_TH\_AND, I3G4250D\_INT1\_ON\_TH\_OR, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_int_on_threshold
_mode_get i3g4250d_read_reg
```

### 4.1.13.2.6 i3g4250d int on threshold mode set()

AND/OR combination of interrupt events.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of and_or in reg INT1_CFG

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_int1\_cfg\_t::and\_or, I3G4250D\_INT1\_CFG, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



## 4.1.13.2.7 i3g4250d\_int\_on\_threshold\_src\_get()

int\_on\_threshold\_src: [get]

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Union of registers from INT1_SRC to.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_SRC, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.13.2.8 i3g4250d\_int\_x\_threshold\_get()

Interrupt threshold on X.[get].

#### **Parameters**

ctx Read / write interface definitions		Read / write interface definitions.(ptr)
	val	Get the values of thsx in reg INT1_TSH_XH.(ptr)

#### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_INT1\_TSH\_XH, I3G4250D\_INT1\_TSH\_XL, i3g4250d\_read\_reg(), and i3g4250d\_int1\_tsh\_xh\_t::thsx.

Here is the call graph for this function:

```
i3g4250d_int_x_threshold_get i3g4250d_read_reg
```

## 4.1.13.2.9 i3g4250d\_int\_x\_threshold\_set()

Interrupt threshold on X.[set].

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of thsx in reg INT1_TSH_XH

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_TSH\_XH, I3G4250D\_INT1\_TSH\_XL, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), i3g4250d\_int1\_tsh\_xh\_t::thsx, and i3g4250d\_int1\_tsh\_xl\_t::thsx.

Here is the call graph for this function:



## 4.1.13.2.10 i3g4250d\_int\_y\_threshold\_get()

```
int32_t i3g4250d_int_y_threshold_get (  {\tt const\ stmdev\_ctx\_t\ *\ ctx,}   {\tt uint16\_t\ *\ val\ )}
```

Interrupt threshold on Y.[get].

## Parameters

С	tx	Read / write interface definitions.(ptr)
ν	al	Get the values of thsy in reg INT1_TSH_YH.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_TSH\_YH, I3G4250D\_INT1\_TSH\_YL, i3g4250d\_read\_reg(), and i3g4250d\_int1\_tsh\_yh\_t::thsy.

Here is the call graph for this function:



## 4.1.13.2.11 i3g4250d\_int\_y\_threshold\_set()

Interrupt threshold on Y.[set].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of thsy in reg INT1_TSH_YH

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_INT1\_TSH\_YH, I3G4250D\_INT1\_TSH\_YL, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_int1\_tsh\_yh\_t::thsy.

Here is the call graph for this function:



# 4.1.13.2.12 i3g4250d\_int\_z\_threshold\_get()

Interrupt threshold on Z.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)	
val	Get the values of thsz in reg INT1_TSH_ZH.(ptr)	

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References~l3G4250D\_INT1\_TSH\_ZH,~l3G4250D\_INT1\_TSH\_ZL,~i3g4250d\_read\_reg(),~and~i3g4250d\_int1\_tsh\_zh\_t::thsz.$ 

Here is the call graph for this function:

```
i3g4250d_int_z_threshold_get i3g4250d_read_reg
```

# 4.1.13.2.13 i3g4250d\_int\_z\_threshold\_set()

Interrupt threshold on Z.[set].

#### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of thsz in reg INT1_TSH_ZH.

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

 $References\ I3G4250D\_INT1\_TSH\_ZH,\ I3G4250D\_INT1\_TSH\_ZL,\ i3g4250d\_read\_reg(),\ i3g4250d\_write\_reg(),\ and\ i3g4250d\_int1\_tsh\_zh\_t::thsz.$ 

Here is the call graph for this function:



# 4.1.14 I3G4250D\_fifo

This section group all the functions concerning the fifo usage.

Collaboration diagram for I3G4250D\_fifo:



#### **Functions**

- int32\_t i3g4250d\_fifo\_data\_level\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)
   FIFO stored data level[get].
- int32\_t i3g4250d\_fifo\_empty\_flag\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)
   FIFOemptybit.[get].
- int32\_t i3g4250d\_fifo\_enable\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val) FIFOenable.[get].
- int32\_t i3g4250d\_fifo\_enable\_set (const stmdev\_ctx\_t \*ctx, uint8\_t val)
- FIFOenable.[set].
   int32\_t i3g4250d\_fifo\_mode\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_fifo\_mode\_t \*val)
- FIFO mode selection.[get].

   int32\_t i3g4250d\_fifo\_mode\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_fifo\_mode\_t val)

  FIFO mode selection.[set].
- $\bullet \ \, \text{int32\_t i3g4250d\_fifo\_ovr\_flag\_get (const stmdev\_ctx\_t *ctx, uint8\_t *val)} \\$
- Overrun bit status.[get].
   int32\_t i3g4250d\_fifo\_watermark\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)
  - FIFO watermark level selection.[get].
- int32\_t i3g4250d\_fifo\_watermark\_set (const stmdev\_ctx\_t \*ctx, uint8\_t val) FIFO watermark level selection.[set].
- $\bullet \ \, \text{int32\_t i3g4250d\_fifo\_wtm\_flag\_get (const stmdev\_ctx\_t *ctx, uint8\_t *val)} \\$ 
  - Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)

## 4.1.14.1 Detailed Description

This section group all the functions concerning the fifo usage.

### 4.1.14.2 Function Documentation

## 4.1.14.2.1 i3g4250d\_fifo\_data\_level\_get()

FIFO stored data level[get].

## **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of fss in reg FIFO_SRC_REG.(ptr)

#### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_fifo\_src\_reg\_t::fss, I3G4250D\_FIFO\_SRC\_REG, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_fifo_data
_level_get i3g4250d_read_reg
```

# 4.1.14.2.2 i3g4250d\_fifo\_empty\_flag\_get()

FIFOemptybit.[get].

# Parameters

ctx	Read / write interface definitions.(ptr)
val	Get the values of empty in reg FIFO_SRC_REG.(ptr)

### Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References i3g4250d\_fifo\_src\_reg\_t::empty, I3G4250D\_FIFO\_SRC\_REG, and i3g4250d\_read\_reg().

Here is the call graph for this function:

```
i3g4250d_fifo_empty
_flag_get i3g4250d_read_reg
```

# 4.1.14.2.3 i3g4250d\_fifo\_enable\_get()

FIFOenable.[get].

#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of fifo_en in reg CTRL_REG5.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg5\_t::fifo\_en, I3G4250D\_CTRL\_REG5, and i3g4250d\_read\_reg().

Here is the call graph for this function:



## 4.1.14.2.4 i3g4250d\_fifo\_enable\_set()

FIFOenable.[set].

## **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Change the values of fifo_en in reg CTRL_REG5

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References i3g4250d\_ctrl\_reg5\_t::fifo\_en, I3G4250D\_CTRL\_REG5, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg().

Here is the call graph for this function:



# 4.1.14.2.5 i3g4250d\_fifo\_mode\_get()

FIFO mode selection.[get].

### **Parameters**

I	ctx	Read / write interface definitions.(ptr)
	val	Get the values of fm in reg FIFO_CTRL_REG.(ptr)

### Return values

References i3g4250d\_fifo\_ctrl\_reg\_t::fm, I3G4250D\_FIFO\_BYPASS\_MODE, I3G4250D\_FIFO\_CTRL\_REG, I3G4250D\_FIFO\_MODE, I3G4250D\_FIFO\_STREAM\_MODE, and i3g4250d\_read\_reg().

Here is the call graph for this function:



# 4.1.14.2.6 i3g4250d\_fifo\_mode\_set()

FIFO mode selection.[set].


#### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of fm in reg FIFO_CTRL_REG

# Return values

Interface status (MANDATORY: return 0 -> n	> no Error)
--	-------------

References i3g4250d\_fifo\_ctrl\_reg\_t::fm, I3G4250D\_FIFO\_CTRL\_REG, i3g4250d\_read\_reg(), and i3g4250d\_write\_reg(). Here is the call graph for this function:



# 4.1.14.2.7 i3g4250d\_fifo\_ovr\_flag\_get()

```
int32\_t \ i3g4250d\_fifo\_ovr\_flag\_get (
```

```
const stmdev_ctx_t * ctx,
uint8_t * val )
```

Overrun bit status.[get].

### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Get the values of ovrn in reg FIFO_SRC_REG.(ptr)

## Return values

	Interface	status (MANDATORY: return 0 -> no Error)	
--	-----------	--	--

References I3G4250D\_FIFO\_SRC\_REG, i3g4250d\_read\_reg(), and i3g4250d\_fifo\_src\_reg\_t::ovrn.

Here is the call graph for this function:

```
i3g4250d_fifo_ovr_flag_get i3g4250d_read_reg
```

## 4.1.14.2.8 i3g4250d\_fifo\_watermark\_get()

FIFO watermark level selection.[get].

## Parameters

ctx	Read / write interface definitions.(ptr)
val	Get the values of wtm in reg FIFO_CTRL_REG.(ptr)

## Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_FIFO\_CTRL\_REG, i3g4250d\_read\_reg(), and i3g4250d\_fifo\_ctrl\_reg\_t::wtm.

Here is the call graph for this function:



## 4.1.14.2.9 i3g4250d\_fifo\_watermark\_set()

FIFO watermark level selection.[set].


### **Parameters**

ctx	Read / write interface definitions.(ptr)
val	Change the values of wtm in reg FIFO_CTRL_REG

## Return values

```
Interface status (MANDATORY: return 0 -> no Error)
```

References I3G4250D\_FIFO\_CTRL\_REG, i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and i3g4250d\_fifo\_ctrl\_reg\_t::wtm. Here is the call graph for this function:



# 4.1.14.2.10 i3g4250d\_fifo\_wtm\_flag\_get()

Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)

### **Parameters**


ctx	Read / write interface definitions.(ptr)
val	Get the values of wtm in reg FIFO_SRC_REG.(ptr)

### Return values

Interface	status (MANDATORY: return 0 -> no Error)
-----------	--

References I3G4250D\_FIFO\_SRC\_REG, i3g4250d\_read\_reg(), and i3g4250d\_fifo\_src\_reg\_t::wtm.

Here is the call graph for this function:



## 4.1.15 definitions

Collaboration diagram for definitions:



### **Macros**

- #define DRV\_BIG\_ENDIAN 4321
- #define DRV\_BYTE\_ORDER DRV\_LITTLE\_ENDIAN
- #define DRV\_LITTLE\_ENDIAN 1234

## 4.1.15.1 Detailed Description

### 4.1.15.2 Macro Definition Documentation

# 4.1.15.2.1 DRV\_BIG\_ENDIAN

#define DRV\_BIG\_ENDIAN 4321

4.1 I3G4250D 129

# 4.1.15.2.2 DRV\_BYTE\_ORDER

#define DRV\_BYTE\_ORDER DRV\_LITTLE\_ENDIAN

if DRV\_BYTE\_ORDER is not defined, choose the endianness of your architecture by uncommenting the define which fits your platform endianness

# 4.1.15.2.3 DRV\_LITTLE\_ENDIAN

#define DRV\_LITTLE\_ENDIAN 1234

# 4.1.16 sensors common types

Collaboration diagram for sensors common types:



# Modules

· address-data structure definition

This structure is useful to load a predefined configuration of a sensor. You can create a sensor configuration by your own or using Unico / Unicleo tools available on STMicroelectronics web site.

• Interfaces\_Functions

This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0 -> no Error.

# **Data Structures**

• struct bitwise\_t

# **Macros**

- #define MEMS\_SHARED\_TYPES
- #define MEMS UCF SHARED TYPES
- #define PROPERTY\_DISABLE (0U)
- #define PROPERTY\_ENABLE (1U)

Topic Documentation

#### 4.1.16.1 Detailed Description

#### 4.1.16.2 Macro Definition Documentation

# 4.1.16.2.1 MEMS\_SHARED\_TYPES

#define MEMS\_SHARED\_TYPES

# 4.1.16.2.2 MEMS\_UCF\_SHARED\_TYPES

#define MEMS\_UCF\_SHARED\_TYPES

#### 4.1.16.2.3 PROPERTY DISABLE

#define PROPERTY\_DISABLE (0U)


# 4.1.16.2.4 PROPERTY\_ENABLE

#define PROPERTY\_ENABLE (1U)

#### 4.1.16.3 address-data structure definition

This structure is useful to load a predefined configuration of a sensor. You can create a sensor configuration by your own or using Unico / Unicleo tools available on STMicroelectronics web site.

Collaboration diagram for address-data structure definition:



# **Data Structures**

· struct ucf\_line\_t

# 4.1.16.3.1 Detailed Description

This structure is useful to load a predefined configuration of a sensor. You can create a sensor configuration by your own or using Unico / Unicleo tools available on STMicroelectronics web site.

4.1 I3G4250D 131

# 4.1.16.4 Interfaces\_Functions

This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0 -> no Error.

Collaboration diagram for Interfaces\_Functions:



#### **Data Structures**

• struct stmdev\_ctx\_t

# **Typedefs**

- typedef void(\* stmdev\_mdelay\_ptr) (uint32\_t millisec)
- typedef int32\_t(\* stmdev\_read\_ptr) (void \*, uint8\_t , uint8\_t \*, uint16\_t)
- typedef int32\_t(\* stmdev\_write\_ptr) (void \*, uint8\_t, const uint8\_t \*, uint16\_t)

# 4.1.16.4.1 Detailed Description

This section provide a set of functions used to read and write a generic register of the device. MANDATORY: return 0 -> no Error.

# 4.1.16.4.2 Typedef Documentation

# 4.1.16.4.2.1 stmdev\_mdelay\_ptr

```
typedef void(* stmdev_mdelay_ptr) (uint32_t millisec)
```

# 4.1.16.4.2.2 stmdev\_read\_ptr

```
\label{typedef} \mbox{typedef int32\_t(* stmdev\_read\_ptr) (void *, uint8\_t, uint8\_t *, uint16\_t)}
```

# 4.1.16.4.2.3 stmdev\_write\_ptr

```
{\tt typedef\ int32\_t\,(*\ stmdev\_write\_ptr)\ (void\ *,\ uint8\_t\,,\ const\ uint8\_t\ *,\ uint16\_t)}
```

Topic Documentation

# 4.1.17 | l3g4250d\_Infos

Collaboration diagram for I3g4250d\_Infos:



#### **Macros**

- #define I3G4250D\_I2C\_ADD\_H 0xD3U
- #define I3G4250D\_I2C\_ADD\_L 0xD1U
- #define I3G4250D\_ID 0xD3U

# 4.1.17.1 Detailed Description

# 4.1.17.2 Macro Definition Documentation

# 4.1.17.2.1 | I3G4250D\_I2C\_ADD\_H

#define I3G4250D\_I2C\_ADD\_H 0xD3U

# 4.1.17.2.2 | I3G4250D\_I2C\_ADD\_L

#define I3G4250D\_I2C\_ADD\_L 0xD1U

I2C Device Address 8 bit format if SA0=0 -> 0xD1 if SA0=1 -> 0xD3

# 4.1.17.2.3 | I3G4250D\_ID

#define I3G4250D\_ID 0xD3U

Device Identification (Who am I)

# 4.1.18 LSM9DS1\_Register\_Union

This union group all the registers having a bit-field description. This union is useful but it's not needed by the driver. Collaboration diagram for LSM9DS1\_Register\_Union:



4.2 CMSIS 133

# **Data Structures**

• union i3g4250d\_reg\_t

# 4.1.18.1 Detailed Description

This union group all the registers having a bit-field description. This union is useful but it's not needed by the driver.

REMOVING this union you are compliant with: MISRA-C 2012 [Rule 19.2] -> " Union are not allowed "

# 4.2 CMSIS

Collaboration diagram for CMSIS:



# Modules


• Stm32f4xx\_system

134 Topic Documentation

# 4.2.1 Detailed Description

# 4.2.2 Stm32f4xx\_system

Collaboration diagram for Stm32f4xx\_system:



#### **Modules**

- STM32F4xx\_System\_Private\_Includes
- STM32F4xx\_System\_Private\_TypesDefinitions
- STM32F4xx\_System\_Private\_Defines
- STM32F4xx\_System\_Private\_Macros
- STM32F4xx\_System\_Private\_Variables
- STM32F4xx\_System\_Private\_FunctionPrototypes
- STM32F4xx\_System\_Private\_Functions

# 4.2.2.1 Detailed Description

# 4.2.2.2 STM32F4xx\_System\_Private\_Includes

Collaboration diagram for STM32F4xx\_System\_Private\_Includes:



4.2 CMSIS 135

#### **Macros**

- #define HSE\_VALUE ((uint32\_t)25000000)
- #define HSI\_VALUE ((uint32\_t)16000000)

# 4.2.2.2.1 Detailed Description

#### 4.2.2.2.2 Macro Definition Documentation

# 4.2.2.2.1 HSE\_VALUE

```
#define HSE_VALUE ((uint32_t)25000000)
```

Default value of the External oscillator in Hz

# 4.2.2.2.2 HSI\_VALUE

```
#define HSI_VALUE ((uint32_t)16000000)
```

Value of the Internal oscillator in Hz

# 4.2.2.3 STM32F4xx\_System\_Private\_TypesDefinitions

Collaboration diagram for STM32F4xx\_System\_Private\_TypesDefinitions:



# 4.2.2.4 STM32F4xx\_System\_Private\_Defines

Collaboration diagram for STM32F4xx\_System\_Private\_Defines:



136 Topic Documentation

# 4.2.2.5 STM32F4xx\_System\_Private\_Macros

Collaboration diagram for STM32F4xx\_System\_Private\_Macros:



#### 4.2.2.6 STM32F4xx\_System\_Private\_Variables

Collaboration diagram for STM32F4xx\_System\_Private\_Variables:



#### **Variables**

- const uint8\_t AHBPrescTable [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}
- const uint8 t APBPrescTable [8] = {0, 0, 0, 0, 1, 2, 3, 4}
- uint32\_t SystemCoreClock = 16000000

# 4.2.2.6.1 Detailed Description

# 4.2.2.6.2 Variable Documentation

#### 4.2.2.6.2.1 AHBPrescTable

```
const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}
```

Referenced by SystemCoreClockUpdate().

# 4.2.2.6.2.2 APBPrescTable

```
const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4}
```

4.2 CMSIS 137

#### 4.2.2.6.2.3 SystemCoreClock

uint32\_t SystemCoreClock = 16000000

Referenced by SystemCoreClockUpdate().

# 4.2.2.7 STM32F4xx\_System\_Private\_FunctionPrototypes

Collaboration diagram for STM32F4xx\_System\_Private\_FunctionPrototypes:



# 4.2.2.8 STM32F4xx\_System\_Private\_Functions

Collaboration diagram for STM32F4xx\_System\_Private\_Functions:



# **Functions**

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

void SystemInit (void)

Setup the microcontroller system Initialize the FPU setting, vector table location and External memory configuration.

138 Topic Documentation

# 4.2.2.8.1 Detailed Description

#### 4.2.2.8.2 Function Documentation

# 4.2.2.8.2.1 SystemCoreClockUpdate()

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

Note

Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.

- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:
- If SYSCLK source is HSI, SystemCoreClock will contain the HSI VALUE(\*)
- If SYSCLK source is HSE, SystemCoreClock will contain the HSE VALUE(\*\*)
- If SYSCLK source is PLL, SystemCoreClock will contain the HSE\_VALUE(\*\*) or HSI\_VALUE(\*) multiplied/divided by the PLL factors.
- (\*) HSI\_VALUE is a constant defined in stm32f4xx\_hal\_conf.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (\*\*) HSE\_VALUE is a constant defined in stm32f4xx\_hal\_conf.h file (its value depends on the application requirements), user has to ensure that HSE\_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.
  - · The result of this function could be not correct when using fractional value for HSE crystal.

Parameters	
None	

# Return values

None

- < Value of the Internal oscillator in Hz
- < Default value of the External oscillator in Hz
- < Default value of the External oscillator in Hz

4.2 CMSIS 139

- < Value of the Internal oscillator in Hz
- < Value of the Internal oscillator in Hz

References AHBPrescTable, HSE\_VALUE, HSI\_VALUE, and SystemCoreClock.

# 4.2.2.8.2.2 SystemInit()

```
void SystemInit (
    void )
```

Setup the microcontroller system Initialize the FPU setting, vector table location and External memory configuration.

# **Parameters**

None

#### Return values

None

140 Topic Documentation

# **Chapter 5**

# **Data Structure Documentation**

# 5.1 bitwise\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

- uint8\_t bit0: 1
- uint8\_t bit1: 1
- uint8\_t bit2: 1
- uint8\_t bit3: 1
- uint8\_t bit4: 1
- uint8\_t bit5: 1
- uint8\_t bit6: 1
- uint8\_t bit7: 1

# 5.1.1 Field Documentation

# 5.1.1.1 bit0

uint8\_t bitwise\_t::bit0

# 5.1.1.2 bit1

uint8\_t bitwise\_t::bit1

# 5.1.1.3 bit2

uint8\_t bitwise\_t::bit2

# 5.1.1.4 bit3

```
uint8_t bitwise_t::bit3
```

#### 5.1.1.5 bit4

```
uint8_t bitwise_t::bit4
```

#### 5.1.1.6 bit5

```
uint8_t bitwise_t::bit5
```

# 5.1.1.7 bit6

```
uint8_t bitwise_t::bit6
```

#### 5.1.1.8 bit7

```
uint8_t bitwise_t::bit7
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.2 i3g4250d\_ctrl\_reg1\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- uint8\_t bw: 2
- uint8\_t dr: 2
- uint8\_t pd: 4

# 5.2.1 Field Documentation

#### 5.2.1.1 bw

```
uint8_t i3g4250d_ctrl_reg1_t::bw
```

Referenced by i3g4250d\_lp\_bandwidth\_get(), and i3g4250d\_lp\_bandwidth\_set().

# 5.2.1.2 dr

```
uint8_t i3g4250d_ctrl_reg1_t::dr
```

Referenced by i3g4250d\_data\_rate\_get(), and i3g4250d\_data\_rate\_set().

#### 5.2.1.3 pd

```
uint8_t i3g4250d_ctrl_reg1_t::pd
```

Referenced by i3g4250d\_data\_rate\_get(), and i3g4250d\_data\_rate\_set().

The documentation for this struct was generated from the following file:

· i3g4250d\_reg.h

# 5.3 i3g4250d\_ctrl\_reg2\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

### **Data Fields**

- uint8 t hpcf: 4
- uint8\_t hpm: 2
- uint8\_t not\_used\_01: 2

# 5.3.1 Field Documentation

#### 5.3.1.1 hpcf

```
uint8_t i3g4250d_ctrl_reg2_t::hpcf
```

Referenced by i3g4250d\_hp\_bandwidth\_get(), and i3g4250d\_hp\_bandwidth\_set().

# 5.3.1.2 hpm

```
uint8_t i3g4250d_ctrl_reg2_t::hpm
```

Referenced by i3g4250d\_hp\_mode\_get(), and i3g4250d\_hp\_mode\_set().

# 5.3.1.3 not\_used\_01

```
uint8_t i3g4250d_ctrl_reg2_t::not_used_01
```

The documentation for this struct was generated from the following file:

· i3g4250d\_reg.h

# 5.4 i3g4250d ctrl reg3 t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

```
uint8_t h_lactive: 1
uint8_t i1_boot: 1
uint8_t i1_int1: 1
uint8_t i2_drdy: 1
uint8_t i2_empty: 1
uint8_t i2_orun: 1
uint8_t i2_wtm: 1
uint8_t pp_od: 1
```

#### 5.4.1 Field Documentation

# 5.4.1.1 h\_lactive

```
uint8_t i3g4250d_ctrl_reg3_t::h_lactive
```

Referenced by i3g4250d\_pin\_polarity\_get(), and i3g4250d\_pin\_polarity\_set().

# 5.4.1.2 i1\_boot

```
uint8_t i3g4250d_ctrl_reg3_t::i1_boot
```

Referenced by i3g4250d\_pin\_int1\_route\_get(), and i3g4250d\_pin\_int1\_route\_set().

# 5.4.1.3 i1\_int1

```
uint8_t i3g4250d_ctrl_reg3_t::i1_int1
```

Referenced by i3g4250d\_pin\_int1\_route\_get(), and i3g4250d\_pin\_int1\_route\_set().

# 5.4.1.4 i2\_drdy

```
uint8_t i3g4250d_ctrl_reg3_t::i2_drdy
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

#### 5.4.1.5 i2\_empty

```
uint8_t i3g4250d_ctrl_reg3_t::i2_empty
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

# 5.4.1.6 i2\_orun

```
uint8_t i3g4250d_ctrl_reg3_t::i2_orun
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

# 5.4.1.7 i2\_wtm

```
uint8_t i3g4250d_ctrl_reg3_t::i2_wtm
```

 $Referenced \ by \ i3g4250d\_pin\_int2\_route\_get(), \ and \ i3g4250d\_pin\_int2\_route\_set().$ 

#### 5.4.1.8 pp\_od

```
uint8_t i3g4250d_ctrl_reg3_t::pp_od
```

Referenced by i3g4250d\_pin\_mode\_get(), and i3g4250d\_pin\_mode\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.5 i3g4250d\_ctrl\_reg4\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

```
• uint8_t ble: 1
```

• uint8\_t fs: 2

• uint8\_t not\_used\_01: 1

• uint8\_t not\_used\_02: 1

• uint8\_t sim: 1

• uint8\_t st: 2

# 5.5.1 Field Documentation

#### 5.5.1.1 ble

```
uint8_t i3g4250d_ctrl_reg4_t::ble
```

Referenced by i3g4250d\_data\_format\_get(), and i3g4250d\_data\_format\_set().

# 5.5.1.2 fs

```
uint8_t i3g4250d_ctrl_reg4_t::fs
```

Referenced by i3g4250d\_full\_scale\_get(), and i3g4250d\_full\_scale\_set().

# 5.5.1.3 not\_used\_01

```
uint8_t i3g4250d_ctrl_reg4_t::not_used_01
```

# 5.5.1.4 not\_used\_02

```
uint8_t i3g4250d_ctrl_reg4_t::not_used_02
```

#### 5.5.1.5 sim

```
uint8_t i3g4250d_ctrl_reg4_t::sim
```

Referenced by i3g4250d\_spi\_mode\_get(), and i3g4250d\_spi\_mode\_set().

#### 5.5.1.6 st

```
uint8_t i3g4250d_ctrl_reg4_t::st
```

Referenced by i3g4250d\_self\_test\_get(), and i3g4250d\_self\_test\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.6 i3g4250d ctrl reg5 t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

```
uint8_t boot: 1
uint8_t fifo_en: 1
uint8_t hpen: 1
uint8_t int1_sel: 2
uint8_t not_used_01: 1
uint8_t out_sel: 2
```

# 5.6.1 Field Documentation

#### 5.6.1.1 boot

```
uint8_t i3g4250d_ctrl_reg5_t::boot
```

Referenced by i3g4250d\_boot\_get(), and i3g4250d\_boot\_set().

#### 5.6.1.2 fifo en

```
uint8_t i3g4250d_ctrl_reg5_t::fifo_en
```

Referenced by i3g4250d\_fifo\_enable\_get(), and i3g4250d\_fifo\_enable\_set().

# 5.6.1.3 hpen

```
uint8_t i3g4250d_ctrl_reg5_t::hpen
```

Referenced by i3g4250d\_filter\_path\_get(), i3g4250d\_filter\_path\_internal\_get(), i3g4250d\_filter\_path\_internal\_set(), and i3g4250d\_filter\_path\_set().

# 5.6.1.4 int1\_sel

```
uint8_t i3g4250d_ctrl_reg5_t::int1_sel
```

Referenced by i3g4250d\_filter\_path\_internal\_get(), and i3g4250d\_filter\_path\_internal\_set().

# 5.6.1.5 not\_used\_01

```
uint8_t i3g4250d_ctrl_reg5_t::not_used_01
```

# 5.6.1.6 out\_sel

```
uint8_t i3g4250d_ctrl_reg5_t::out_sel
```

Referenced by i3g4250d\_filter\_path\_get(), and i3g4250d\_filter\_path\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.7 i3g4250d\_fifo\_ctrl\_reg\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

```
uint8_t fm: 3uint8_t wtm: 5
```

#### 5.7.1 Field Documentation

#### 5.7.1.1 fm

```
uint8_t i3g4250d_fifo_ctrl_reg_t::fm
```

Referenced by i3g4250d\_fifo\_mode\_get(), and i3g4250d\_fifo\_mode\_set().

#### 5.7.1.2 wtm

```
uint8_t i3g4250d_fifo_ctrl_reg_t::wtm
```

Referenced by i3g4250d\_fifo\_watermark\_get(), and i3g4250d\_fifo\_watermark\_set().

The documentation for this struct was generated from the following file:

• i3g4250d reg.h

# 5.8 i3g4250d\_fifo\_src\_reg\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

```
uint8_t empty: 1uint8_t fss: 5uint8_t ovrn: 1uint8_t wtm: 1
```

# 5.8.1 Field Documentation

#### 5.8.1.1 empty

```
uint8_t i3g4250d_fifo_src_reg_t::empty
```

Referenced by i3g4250d\_fifo\_empty\_flag\_get().

# 5.8.1.2 fss

```
uint8_t i3g4250d_fifo_src_reg_t::fss
```

Referenced by i3g4250d\_fifo\_data\_level\_get().

#### 5.8.1.3 ovrn

```
uint8_t i3g4250d_fifo_src_reg_t::ovrn
```

Referenced by i3g4250d\_fifo\_ovr\_flag\_get().

#### 5.8.1.4 wtm

```
uint8_t i3g4250d_fifo_src_reg_t::wtm
```

Referenced by i3g4250d\_fifo\_wtm\_flag\_get().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.9 i3g4250d\_int1\_cfg\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- uint8\_t and\_or: 1
- uint8\_t lir: 1
- uint8\_t xhie: 1
- uint8\_t xlie: 1
- uint8\_t yhie: 1
- uint8\_t ylie: 1
- uint8\_t zhie: 1
- uint8\_t zlie: 1

# 5.9.1 Field Documentation

# 5.9.1.1 and\_or

```
uint8_t i3g4250d_int1_cfg_t::and_or
```

Referenced by i3g4250d\_int\_on\_threshold\_mode\_get(), and i3g4250d\_int\_on\_threshold\_mode\_set().

# 5.9.1.2 lir

```
uint8_t i3g4250d_int1_cfg_t::lir
```

Referenced by i3g4250d\_int\_notification\_get(), and i3g4250d\_int\_notification\_set().

# 5.9.1.3 xhie

```
uint8_t i3g4250d_int1_cfg_t::xhie
```

# 5.9.1.4 xlie

```
uint8_t i3g4250d_int1_cfg_t::xlie
```

# 5.9.1.5 yhie

```
uint8_t i3g4250d_int1_cfg_t::yhie
```

# 5.9.1.6 ylie

```
uint8_t i3g4250d_int1_cfg_t::ylie
```

# 5.9.1.7 zhie

```
uint8_t i3g4250d_int1_cfg_t::zhie
```

# 5.9.1.8 zlie

```
uint8_t i3g4250d_int1_cfg_t::zlie
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.10 i3g4250d\_int1\_duration\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- uint8\_t d: 7
- uint8\_t wait: 1

# 5.10.1 Field Documentation

# 5.10.1.1 d

```
uint8_t i3g4250d_int1_duration_t::d
```

Referenced by i3g4250d\_int\_on\_threshold\_dur\_get(), and i3g4250d\_int\_on\_threshold\_dur\_set().

# 5.10.1.2 wait

```
uint8_t i3g4250d_int1_duration_t::wait
```

Referenced by i3g4250d\_int\_on\_threshold\_dur\_set().

The documentation for this struct was generated from the following file:

· i3g4250d\_reg.h

# 5.11 i3g4250d\_int1\_route\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

- uint8\_t i1\_boot: 1
- uint8\_t i1\_int1: 1

# 5.11.1 Field Documentation

# 5.11.1.1 i1\_boot

```
uint8_t i3g4250d_int1_route_t::i1_boot
```

Referenced by i3g4250d\_pin\_int1\_route\_get(), and i3g4250d\_pin\_int1\_route\_set().

# 5.11.1.2 i1\_int1

```
uint8_t i3g4250d_int1_route_t::i1_int1
```

Referenced by i3g4250d\_pin\_int1\_route\_get(), and i3g4250d\_pin\_int1\_route\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.12 i3g4250d\_int1\_src\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

```
uint8_t ia: 1
uint8_t xh: 1
uint8_t xh: 1
uint8_t xl: 1
uint8_t yh: 1
uint8_t yl: 1
uint8_t zh: 1
uint8_t zh: 1
uint8_t zl: 1

5.12.1 Field Documentation
5.12.1.1 ia
uint8_t i3g4250d_int1_src_t::ia
```

# 5.12.1.2 not\_used\_01

```
uint8_t i3g4250d_int1_src_t::not_used_01
```

# 5.12.1.3 xh

```
uint8_t i3g4250d_int1_src_t::xh
```

# 5.12.1.4 xl

```
uint8_t i3g4250d_int1_src_t::xl
```

# 5.12.1.5 yh

```
uint8_t i3g4250d_int1_src_t::yh
```

# 5.12.1.6 yl

```
\verb|uint8_t i3g4250d_int1_src_t::yl|\\
```

#### 5.12.1.7 zh

```
uint8_t i3g4250d_int1_src_t::zh
```

# 5.12.1.8 zl

```
uint8_t i3g4250d_int1_src_t::zl
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.13 i3g4250d int1 tsh xh t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- uint8\_t not\_used\_01: 1
- uint8 t thsx: 7

# 5.13.1 Field Documentation

# 5.13.1.1 not\_used\_01

```
uint8_t i3g4250d_int1_tsh_xh_t::not_used_01
```

### 5.13.1.2 thsx

```
\verb"uint8_t i3g4250d_int1_tsh_xh_t:: thsx"
```

Referenced by i3g4250d\_int\_x\_threshold\_get(), and i3g4250d\_int\_x\_threshold\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.14 i3g4250d\_int1\_tsh\_xl\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

• uint8\_t thsx: 8

# 5.14.1 Field Documentation

#### 5.14.1.1 thsx

```
uint8_t i3g4250d_int1_tsh_xl_t::thsx
```

Referenced by i3g4250d\_int\_x\_threshold\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.15 i3g4250d\_int1\_tsh\_yh\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

- uint8\_t not\_used\_01: 1
- uint8\_t thsy: 7

# 5.15.1 Field Documentation

### 5.15.1.1 not used 01

```
uint8_t i3g4250d_int1_tsh_yh_t::not_used_01
```

# 5.15.1.2 thsy

```
uint8_t i3g4250d_int1_tsh_yh_t::thsy
```

Referenced by i3g4250d\_int\_y\_threshold\_get(), and i3g4250d\_int\_y\_threshold\_set().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.16 i3g4250d\_int1\_tsh\_yl\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

uint8\_t thsy: 8

# 5.16.1 Field Documentation

#### 5.16.1.1 thsy

```
uint8_t i3g4250d_int1_tsh_yl_t::thsy
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.17 i3g4250d\_int1\_tsh\_zh\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- uint8\_t not\_used\_01: 1
- uint8\_t thsz: 7

#### 5.17.1 Field Documentation

# 5.17.1.1 not\_used\_01

```
uint8_t i3g4250d_int1_tsh_zh_t::not_used_01
```

# 5.17.1.2 thsz

```
uint8_t i3g4250d_int1_tsh_zh_t::thsz
```

Referenced by i3g4250d\_int\_z\_threshold\_get(), and i3g4250d\_int\_z\_threshold\_set().

The documentation for this struct was generated from the following file:

· i3g4250d\_reg.h

# 5.18 i3g4250d\_int1\_tsh\_zl\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

• uint8\_t thsz: 8

# 5.18.1 Field Documentation

#### 5.18.1.1 thsz

```
uint8_t i3g4250d_int1_tsh_zl_t::thsz
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.19 i3g4250d\_int2\_route\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

```
uint8_t i2_drdy: 1uint8_t i2_empty: 1uint8_t i2_orun: 1uint8_t i2_wtm: 1
```

# 5.19.1 Field Documentation

# 5.19.1.1 i2\_drdy

```
uint8_t i3g4250d_int2_route_t::i2_drdy
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

# 5.19.1.2 i2\_empty

```
uint8_t i3g4250d_int2_route_t::i2_empty
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

# 5.19.1.3 i2\_orun

```
uint8_t i3g4250d_int2_route_t::i2_orun
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

# 5.19.1.4 i2\_wtm

```
uint8_t i3g4250d_int2_route_t::i2_wtm
```

Referenced by i3g4250d\_pin\_int2\_route\_get(), and i3g4250d\_pin\_int2\_route\_set().

The documentation for this struct was generated from the following file:

· i3g4250d\_reg.h

# 5.20 i3g4250d reference t Struct Reference

```
#include <i3g4250d_reg.h>
```

#### **Data Fields**

• uint8\_t ref: 8

# 5.20.1 Field Documentation

# 5.20.1.1 ref

```
uint8_t i3g4250d_reference_t::ref
```

Referenced by i3g4250d\_hp\_reference\_value\_get(), and i3g4250d\_hp\_reference\_value\_set().


The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.21 i3g4250d\_reg\_t Union Reference

```
#include <i3g4250d_reg.h>
```

# Collaboration diagram for i3g4250d\_reg\_t:



#### **Data Fields**

- bitwise\_t bitwise
- uint8\_t byte
- i3g4250d\_ctrl\_reg1\_t ctrl\_reg1
- i3g4250d\_ctrl\_reg2\_t ctrl\_reg2
- i3g4250d\_ctrl\_reg3\_t ctrl\_reg3

- i3g4250d\_ctrl\_reg4\_t ctrl\_reg4
- i3g4250d\_ctrl\_reg5\_t ctrl\_reg5
- i3g4250d\_fifo\_ctrl\_reg\_t fifo\_ctrl\_reg
- i3g4250d\_fifo\_src\_reg\_t fifo\_src\_reg
- i3g4250d\_int1\_cfg\_t int1\_cfg
- i3g4250d\_int1\_duration\_t int1\_duration
- i3g4250d\_int1\_src\_t int1\_src
- i3g4250d\_int1\_tsh\_xh\_t int1\_tsh\_xh
- i3g4250d\_int1\_tsh\_xl\_t int1\_tsh\_xl
- i3g4250d\_int1\_tsh\_yh\_t int1\_tsh\_yh
- i3g4250d\_int1\_tsh\_yl\_t int1\_tsh\_yl
- i3g4250d\_int1\_tsh\_zh\_t int1\_tsh\_zh
- i3g4250d\_int1\_tsh\_zl\_t int1\_tsh\_zl
- i3g4250d\_reference\_t reference
- i3g4250d\_status\_reg\_t status\_reg

#### 5.21.1 Field Documentation

#### 5.21.1.1 bitwise

```
bitwise_t i3g4250d_reg_t::bitwise
```

#### 5.21.1.2 byte

```
uint8_t i3g4250d_reg_t::byte
```

# 5.21.1.3 ctrl\_reg1

```
i3g4250d_ctrl_reg1_t i3g4250d_reg_t::ctrl_reg1
```

# 5.21.1.4 ctrl\_reg2

```
i3g4250d_ctrl_reg2_t i3g4250d_reg_t::ctrl_reg2
```

# 5.21.1.5 ctrl\_reg3

```
i3g4250d_ctrl_reg3_t i3g4250d_reg_t::ctrl_reg3
```

# 5.21.1.6 ctrl\_reg4

```
i3g4250d_ctrl_reg4_t i3g4250d_reg_t::ctrl_reg4
```

#### 5.21.1.7 ctrl\_reg5

```
i3g4250d_ctrl_reg5_t i3g4250d_reg_t::ctrl_reg5
```

```
5.21.1.8 fifo_ctrl_reg
i3g4250d_fifo_ctrl_reg_t i3g4250d_reg_t::fifo_ctrl_reg
5.21.1.9 fifo_src_reg
i3g4250d_fifo_src_reg_t i3g4250d_reg_t::fifo_src_reg
5.21.1.10 int1_cfg
i3g4250d_int1_cfg_t i3g4250d_reg_t::int1_cfg
5.21.1.11 int1_duration
i3g4250d_int1_duration_t i3g4250d_reg_t::int1_duration
5.21.1.12 int1_src
i3g4250d_int1_src_t i3g4250d_reg_t::int1_src
5.21.1.13 int1_tsh_xh
i3g4250d_int1_tsh_xh_t i3g4250d_reg_t::int1_tsh_xh
5.21.1.14 int1_tsh_xl
i3g4250d_int1_tsh_xl_t i3g4250d_reg_t::int1_tsh_xl
5.21.1.15 int1_tsh_yh
\verb|i3g4250d_int1_tsh_yh_t| \verb|i3g4250d_reg_t:: int1_tsh_yh|
5.21.1.16 int1_tsh_yl
i3g4250d_int1_tsh_yl_t i3g4250d_reg_t::int1_tsh_yl
5.21.1.17 int1_tsh_zh
i3g4250d_int1_tsh_zh_t i3g4250d_reg_t::int1_tsh_zh
```

# 5.21.1.18 int1\_tsh\_zl

```
i3g4250d_int1_tsh_zl_t i3g4250d_reg_t::int1_tsh_zl
```

#### 5.21.1.19 reference

```
i3g4250d_reference_t i3g4250d_reg_t::reference
```

# 5.21.1.20 status\_reg

```
i3g4250d_status_reg_t i3g4250d_reg_t::status_reg
```

The documentation for this union was generated from the following file:

• i3g4250d\_reg.h

# 5.22 i3g4250d\_status\_reg\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

```
    uint8_t _xor: 1
    uint8_t xda: 1
    uint8_t yda: 1
    uint8_t yor: 1
    uint8_t zda: 1
    uint8_t zor: 1
    uint8_t zyxda: 1
```

• uint8\_t zyxor: 1

#### 5.22.1 Field Documentation

# 5.22.1.1 \_xor

```
uint8_t i3g4250d_status_reg_t::_xor
```

#### 5.22.1.2 xda

```
uint8_t i3g4250d_status_reg_t::xda
```

# 5.22.1.3 yda

```
uint8_t i3g4250d_status_reg_t::yda
```

#### 5.22.1.4 yor

```
uint8_t i3g4250d_status_reg_t::yor
```

# 5.22.1.5 zda

uint8\_t i3g4250d\_status\_reg\_t::zda

#### 5.22.1.6 zor

uint8\_t i3g4250d\_status\_reg\_t::zor

# 5.22.1.7 zyxda

```
uint8_t i3g4250d_status_reg_t::zyxda
```

Referenced by i3g4250d\_flag\_data\_ready\_get().

#### 5.22.1.8 zyxor

```
uint8_t i3g4250d_status_reg_t::zyxor
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.23 stmdev\_ctx\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- void \* handle
- stmdev\_mdelay\_ptr mdelay
- stmdev\_read\_ptr read\_reg
- stmdev\_write\_ptr write\_reg

# 5.23.1 Field Documentation

# 5.23.1.1 handle

```
void* stmdev_ctx_t::handle
```

Customizable optional pointer

Referenced by i3g4250d\_read\_reg(), i3g4250d\_write\_reg(), and main().

#### 5.23.1.2 mdelay

```
stmdev_mdelay_ptr stmdev_ctx_t::mdelay
```

Component optional fields

Referenced by main().

#### 5.23.1.3 read\_reg

```
stmdev_read_ptr stmdev_ctx_t::read_reg
```

Referenced by i3g4250d\_read\_reg(), and main().

# 5.23.1.4 write\_reg

```
stmdev_write_ptr stmdev_ctx_t::write_reg
```

Component mandatory fields

Referenced by i3g4250d\_write\_reg(), and main().

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# 5.24 ucf\_line\_t Struct Reference

```
#include <i3g4250d_reg.h>
```

# **Data Fields**

- uint8\_t address
- uint8\_t data

# 5.24.1 Field Documentation

# 5.24.1.1 address

```
uint8_t ucf_line_t::address
```

#### 5.24.1.2 data

```
uint8_t ucf_line_t::data
```

The documentation for this struct was generated from the following file:

• i3g4250d\_reg.h

# **Chapter 6**


# **File Documentation**

# 6.1 i3g4250d\_reg.h File Reference


This file contains all the functions prototypes for the i3g4250d\_reg.c driver.

```
#include <stdint.h>
#include <stddef.h>
#include <math.h>
```

Include dependency graph for i3g4250d\_reg.h:



This graph shows which files directly or indirectly include this file:



#### **Data Structures**

- struct bitwise\_t
- struct i3g4250d\_ctrl\_reg1\_t
- struct i3g4250d\_ctrl\_reg2\_t
- struct i3g4250d\_ctrl\_reg3\_t
- struct i3g4250d\_ctrl\_reg4\_t
- struct i3g4250d ctrl reg5 t
- struct i3g4250d\_fifo\_ctrl\_reg\_t
- struct i3g4250d\_fifo\_src\_reg\_t
- struct i3g4250d int1 cfg t
- struct i3g4250d\_int1\_duration\_t
- struct i3g4250d int1 route t
- struct i3g4250d\_int1\_src\_t
- struct i3g4250d\_int1\_tsh\_xh\_t
- struct i3g4250d int1 tsh xl t
- struct i3g4250d int1 tsh yh t
- struct i3g4250d int1 tsh yl t
- struct i3g4250d\_int1\_tsh\_zh\_t
- struct i3g4250d\_int1\_tsh\_zl\_t
- struct i3g4250d\_int2\_route\_t
- struct i3g4250d reference t
- union i3g4250d\_reg\_t
- struct i3g4250d status reg t
- struct stmdev\_ctx\_t
- struct ucf\_line\_t

#### Macros

- #define \_\_weak \_\_attribute\_\_((weak))
- #define DRV\_BIG\_ENDIAN 4321
- #define DRV BYTE ORDER DRV LITTLE ENDIAN
- #define DRV LITTLE ENDIAN 1234
- #define I3G4250D CTRL REG1 0x20U
- #define I3G4250D CTRL REG2 0x21U
- #define I3G4250D\_CTRL\_REG3 0x22U
- #define I3G4250D CTRL REG4 0x23U
- #define I3G4250D\_CTRL\_REG5 0x24U
- #define I3G4250D\_FIFO\_CTRL\_REG 0x2EU
- #define I3G4250D\_FIFO\_SRC\_REG 0x2FU
- #define I3G4250D\_I2C\_ADD\_H 0xD3U
- #define I3G4250D\_I2C\_ADD\_L 0xD1U
- #define I3G4250D\_ID 0xD3U
- #define I3G4250D\_INT1\_CFG 0x30U
- #define I3G4250D INT1 DURATION 0x38U
- #define I3G4250D INT1 SRC 0x31U
- #define I3G4250D INT1 TSH XH 0x32U
- #define I3G4250D INT1 TSH XL 0x33U
- #define I3G4250D\_INT1\_TSH\_YH 0x34U
- #define I3G4250D\_INT1\_TSH\_YL 0x35U
- #define I3G4250D\_INT1\_TSH\_ZH 0x36U
- #define I3G4250D\_INT1\_TSH\_ZL 0x37U
- #define I3G4250D\_OUT\_TEMP 0x26U
- #define I3G4250D\_OUT\_X\_H 0x29U

- #define I3G4250D\_OUT\_X\_L 0x28U
- #define I3G4250D\_OUT\_Y\_H 0x2BU
- #define I3G4250D OUT Y L 0x2AU
- #define I3G4250D OUT Z H 0x2DU
- #define I3G4250D OUT Z L 0x2CU
- #define I3G4250D REFERENCE 0x25U
- #define I3G4250D\_STATUS\_REG 0x27U
- #define I3G4250D WHO AM I 0x0FU
- #define MEMS SHARED TYPES
- #define MEMS UCF SHARED TYPES
- #define PROPERTY DISABLE (0U)
- #define PROPERTY\_ENABLE (1U)

#### **Typedefs**

- typedef void(\* stmdev\_mdelay\_ptr) (uint32\_t millisec)
- typedef int32\_t(\* stmdev\_read\_ptr) (void \*, uint8\_t, uint8\_t \*, uint16\_t)
- typedef int32\_t(\* stmdev\_write\_ptr) (void \*, uint8\_t, const uint8\_t \*, uint16\_t)

#### **Enumerations**

```
    enum i3g4250d and or t { I3G4250D INT1 ON TH AND = 1, I3G4250D INT1 ON TH OR = 0 }

    enum i3g4250d_ble_t { I3G4250D_AUX_LSB_AT_LOW_ADD = 0 , I3G4250D_AUX_MSB_AT_LOW_ADD =

• enum i3g4250d bw t { I3G4250D CUT OFF LOW = 0 , I3G4250D CUT OFF MEDIUM = 1 ,
 I3G4250D_CUT_OFF_HIGH = 2 , I3G4250D_CUT_OFF_VERY_HIGH = 3 }

    enum i3g4250d dr t {

 I3G4250D_ODR_OFF = 0x00 , I3G4250D_ODR_SLEEP = 0x08 , I3G4250D_ODR_100Hz = 0x0F ,
 13G4250D ODR 200Hz = 0x1F
 I3G4250D_ODR_400Hz = 0x2F, I3G4250D_ODR_800Hz = 0x3F

    enum i3g4250d fifo mode t { I3G4250D FIFO BYPASS MODE = 0x00 , I3G4250D FIFO MODE = 0x01 ,

 I3G4250D FIFO STREAM MODE = 0x02 }

    enum i3g4250d fs t { I3G4250D 245dps = 0x00 , I3G4250D 500dps = 0x01 , I3G4250D 2000dps = 0x02 }

enum i3g4250d_h_lactive_t { I3G4250D_ACTIVE_HIGH = 0 , I3G4250D_ACTIVE_LOW = 1 }

    enum i3g4250d_hpcf_t {

 I3G4250D_{HP}_{LEVEL_0} = 0 , I3G4250D_{HP}_{LEVEL_1} = 1 , I3G4250D_{HP}_{LEVEL_2} = 2 ,
 I3G4250D_HP_LEVEL_3 = 3,
 13G4250D_{P_LEVEL_4} = 4, 13G4250D_{P_LEVEL_5} = 5, 13G4250D_{P_LEVEL_6} = 6,
 13G4250D HP LEVEL 7 = 7,
 13G4250D HP LEVEL 8 = 8, 13G4250D HP LEVEL 9 = 9}

    enum i3g4250d hpm t{I3G4250D HP NORMAL MODE WITH RST=0, I3G4250D HP REFERENCE SIGNAL

 = 1, |3G4250D_HP_NORMAL_MODE = 2, |3G4250D_HP_AUTO_RESET_ON_INT = 3 }
enum i3g4250d int1 sel t { I3G4250D ONLY LPF1 ON INT = 0 , I3G4250D LPF1 HP ON INT = 1 ,
 I3G4250D LPF1 LPF2 ON INT = 2, I3G4250D LPF1 HP LPF2 ON INT = 6}

    enum i3g4250d_lir_t { I3G4250D_INT_PULSED = 0 , I3G4250D_INT_LATCHED = 1 }

• enum i3g4250d out sel t { I3G4250D ONLY LPF1 ON OUT = 0 , I3G4250D LPF1 HP ON OUT = 1 ,
 I3G4250D_LPF1_LPF2_ON_OUT = 2 , I3G4250D_LPF1_HP_LPF2_ON_OUT = 6 }

    enum i3g4250d pp od t { I3G4250D PUSH PULL = 0 , I3G4250D OPEN DRAIN = 1 }

    enum i3g4250d sim t { I3G4250D SPI 4 WIRE = 0 , I3G4250D SPI 3 WIRE = 1 }

enum i3g4250d st t { I3G4250D GY ST DISABLE = 0 , I3G4250D GY ST POSITIVE = 1 ,
 I3G4250D_GY_ST_NEGATIVE = 3 }
```

#### **Functions**

```
int32_t i3g4250d_angular_rate_raw_get (const stmdev_ctx_t *ctx, int16_t *val)
     Angular rate sensor. The value is expressed as a 16-bit word in two's complement.[get].
int32_t i3g4250d_axis_x_data_get (const stmdev_ctx_t *ctx, uint8_t *val)
• int32 t i3g4250d axis x data set (const stmdev ctx t *ctx, uint8 t val)
int32_t i3g4250d_axis_y_data_get (const stmdev_ctx_t *ctx, uint8_t *val)
• int32_t i3g4250d_axis_y_data_set (const stmdev_ctx_t *ctx, uint8_t val)

    int32 t i3g4250d axis z data get (const stmdev ctx t *ctx, uint8 t *val)

    int32 t i3g4250d axis z data set (const stmdev ctx t *ctx, uint8 t val)

int32_t i3g4250d_boot_get (const stmdev_ctx_t *ctx, uint8_t *val)
      Reboot memory content. Reload the calibration parameters.[get].
• int32 t i3g4250d boot set (const stmdev ctx t *ctx, uint8 t val)
      Reboot memory content. Reload the calibration parameters.[set].
int32_t i3g4250d_data_format_get (const stmdev_ctx_t *ctx, i3g4250d_ble_t *val)
     Big/Little Endian data selection.[get].

    int32 t i3g4250d data format set (const stmdev ctx t *ctx, i3g4250d ble t val)

     Big/Little Endian data selection.[set].

    int32 t i3g4250d data rate get (const stmdev ctx t *ctx, i3g4250d dr t *val)

     Accelerometer data rate selection.[get].
• int32 t i3g4250d data rate set (const stmdev ctx t *ctx, i3g4250d dr t val)
     Accelerometer data rate selection.[set].

    int32_t i3g4250d_device_id_get (const stmdev_ctx_t *ctx, uint8_t *buff)

     Device Who aml.[get].

    int32 t i3g4250d fifo data level get (const stmdev ctx t *ctx, uint8 t *val)

     FIFO stored data level[get].

    int32_t i3g4250d_fifo_empty_flag_get (const stmdev_ctx_t *ctx, uint8_t *val)

     FIFOemptybit.[get].

    int32 t i3g4250d fifo enable get (const stmdev ctx t *ctx, uint8 t *val)

     FIFOenable.[get].

    int32_t i3g4250d_fifo_enable_set (const stmdev_ctx_t *ctx, uint8_t val)

     FIFOenable.[set].

    int32_t i3g4250d_fifo_mode_get (const stmdev_ctx_t *ctx, i3g4250d_fifo_mode_t *val)

     FIFO mode selection.[get].
• int32 t i3g4250d fifo mode set (const stmdev ctx t *ctx, i3g4250d fifo mode t val)
     FIFO mode selection.[set].
int32_t i3g4250d_fifo_ovr_flag_get (const stmdev_ctx_t *ctx, uint8_t *val)
      Overrun bit status.[get].
• int32_t i3g4250d_fifo_watermark_get (const stmdev_ctx_t *ctx, uint8_t *val)
      FIFO watermark level selection.[get].

    int32_t i3g4250d_fifo_watermark_set (const stmdev_ctx_t *ctx, uint8_t val)

     FIFO watermark level selection.[set].
int32_t i3g4250d_fifo_wtm_flag_get (const stmdev_ctx_t *ctx, uint8_t *val)
      Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)
• int32_t i3g4250d_filter_path_get (const stmdev_ctx_t *ctx, i3g4250d_out_sel_t *val)
      Out/FIFO selection path. [get].

    int32 t i3g4250d filter path internal get (const stmdev ctx t *ctx, i3g4250d int1 sel t *val)

      Interrupt generator selection path.[get].

    int32_t i3g4250d_filter_path_internal_set (const stmdev_ctx_t *ctx, i3g4250d_int1_sel_t val)

     Interrupt generator selection path.[set].

    int32 t i3g4250d filter path set (const stmdev ctx t *ctx, i3g4250d out sel t val)
```

```
Out/FIFO selection path. [set].
int32_t i3g4250d_flag_data_ready_get (const stmdev_ctx_t *ctx, uint8_t *val)
     Accelerometer new data available.[get].

    float ti3g4250d from fs245dps to mdps (int16 t lsb)

    float_t i3g4250d_from_lsb_to_celsius (int16_t lsb)

int32_t i3g4250d_full_scale_get (const stmdev_ctx_t *ctx, i3g4250d_fs_t *val)
      Gyroscope full-scale selection.[get].
• int32 t i3g4250d full scale set (const stmdev ctx t *ctx, i3g4250d fs t val)
      Gyroscope full-scale selection.[set].

    int32 t i3g4250d hp bandwidth get (const stmdev ctx t *ctx, i3g4250d hpcf t *val)

     High-pass filter bandwidth selection.[get].

    int32 t i3g4250d hp bandwidth set (const stmdev ctx t *ctx, i3g4250d hpcf t val)

     High-pass filter bandwidth selection.[set].
int32_t i3g4250d_hp_mode_get (const stmdev_ctx_t *ctx, i3g4250d_hpm_t *val)
     High-pass filter mode selection. [get].
int32_t i3g4250d_hp_mode_set (const stmdev_ctx_t *ctx, i3g4250d_hpm_t val)
     High-pass filter mode selection. [set].

    int32_t i3g4250d_hp_reference_value_get (const stmdev_ctx_t *ctx, uint8_t *val)

      Reference value for high-pass filter.[get].

    int32_t i3g4250d_hp_reference_value_set (const stmdev_ctx_t *ctx, uint8_t val)

     Reference value for high-pass filter.[set].

    int32 t i3g4250d int notification get (const stmdev ctx t *ctx, i3g4250d lir t *val)

     Latched/pulsed interrupt.[get].

    int32 t i3g4250d int notification set (const stmdev ctx t *ctx, i3g4250d lir t val)

     Latched/pulsed interrupt.[set].

    int32_t i3g4250d_int_on_threshold_conf_get (const stmdev_ctx_t *ctx, i3g4250d_int1_cfg_t *val)

      Configure the interrupt threshold sign.[get].
int32_t i3g4250d_int_on_threshold_conf_set (const stmdev_ctx_t *ctx, i3g4250d_int1_cfg_t *val)
      Configure the interrupt threshold sign.[set].
• int32_t i3g4250d_int_on_threshold_dur_get (const stmdev_ctx_t *ctx, uint8_t *val)
      Durationvalue.[get].

    int32_t i3g4250d_int_on_threshold_dur_set (const stmdev_ctx_t *ctx, uint8_t val)

     Durationvalue.[set].
int32_t i3g4250d_int_on_threshold_mode_get (const stmdev_ctx_t *ctx, i3g4250d_and_or_t *val)
     AND/OR combination of interrupt events.[get].

    int32 ti3g4250d int on threshold mode set (const stmdev ctx t *ctx, i3g4250d and or t val)

     AND/OR combination of interrupt events.[set].

    int32 ti3g4250d int on threshold src get (const stmdev ctx t *ctx, i3g4250d int1 src t *val)

     int on threshold src: [get]
int32_t i3g4250d_int_x_threshold_get (const stmdev_ctx_t *ctx, uint16_t *val)
      Interrupt threshold on X.[get].
int32_t i3g4250d_int_x_threshold_set (const stmdev_ctx_t *ctx, uint16_t val)
      Interrupt threshold on X.[set].
int32_t i3g4250d_int_y_threshold_get (const stmdev_ctx_t *ctx, uint16_t *val)
     Interrupt threshold on Y.[get].
• int32 t i3g4250d int y threshold set (const stmdev ctx t *ctx, uint16 t val)
     Interrupt threshold on Y.[set].

    int32 t i3g4250d int z threshold get (const stmdev ctx t *ctx, uint16 t *val)

     Interrupt threshold on Z.[get].

    int32 t i3g4250d int z threshold set (const stmdev ctx t *ctx, uint16 t val)

     Interrupt threshold on Z.[set].
```

```
int32_t i3g4250d_lp_bandwidth_get (const stmdev_ctx_t *ctx, i3g4250d_bw_t *val)
     Lowpass filter bandwidth selection.[get].

    int32 t i3g4250d lp bandwidth set (const stmdev ctx t *ctx, i3g4250d bw t val)

     Lowpass filter bandwidth selection.[set].
int32_t i3g4250d_pin_int1_route_get (const stmdev_ctx_t *ctx, i3g4250d_int1_route_t *val)
      Select the signal that need to route on int1 pad.[get].
• int32 t i3g4250d pin int1 route set (const stmdev ctx t *ctx, i3g4250d int1 route t val)
     Select the signal that need to route on int1 pad.[set].
• int32_t i3g4250d_pin_int2_route_get (const stmdev_ctx_t *ctx, i3g4250d_int2_route_t *val)
      Select the signal that need to route on int2 pad.[get].
int32_t i3g4250d_pin_int2_route_set (const stmdev_ctx_t *ctx, i3g4250d_int2_route_t val)
      Select the signal that need to route on int2 pad.[set].
int32_t i3g4250d_pin_mode_get (const stmdev_ctx_t *ctx, i3g4250d_pp_od_t *val)
     Push-pull/open drain selection on interrupt pads.[get].
• int32_t i3g4250d_pin_mode_set (const stmdev_ctx_t *ctx, i3g4250d_pp_od_t val)
      Push-pull/open drain selection on interrupt pads.[set].
• int32_t i3g4250d_pin_polarity_get (const stmdev_ctx_t *ctx, i3g4250d_h_lactive_t *val)
      Pin active-high/low.[get].
• int32 t i3g4250d pin polarity set (const stmdev ctx t *ctx, i3g4250d h lactive t val)
      Pin active-high/low.[set].
• int32 t i3g4250d read reg (const stmdev ctx t *ctx, uint8 t reg, uint8 t *data, uint16 t len)
     Read generic device register.
int32_t i3g4250d_self_test_get (const stmdev_ctx_t *ctx, i3g4250d_st_t *val)
     Angular rate sensor self-test enable. [get].
• int32 t i3g4250d self test set (const stmdev ctx t *ctx, i3g4250d st t val)
     Angular rate sensor self-test enable. [set].
• int32_t i3g4250d_spi_mode_get (const stmdev_ctx_t *ctx, i3g4250d_sim_t *val)
     SPI Serial Interface Mode selection.[get].
• int32 t i3g4250d spi mode set (const stmdev ctx t *ctx, i3g4250d sim t val)
     SPI Serial Interface Mode selection.[set].

    int32_t i3g4250d_status_reg_get (const stmdev_ctx_t *ctx, i3g4250d_status_reg_t *val)

      The STATUS REG register is read by the primary interface. [get].

    int32_t i3g4250d_temperature_raw_get (const stmdev_ctx_t *ctx, uint8_t *buff)

      Temperature data.[get].
• int32_t i3g4250d_write_reg (const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data, uint16_t len)
```

#### 6.1.1 Detailed Description

This file contains all the functions prototypes for the i3g4250d\_reg.c driver.

**Author** 

Sensors Software Solution Team

Write generic device register.

Attention

6.2 i3g4250d\_reg.h 171

#### © Copyright (c) 2021 STMicroelectronics. All rights reserved.

This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause

# 6.2 i3g4250d\_reg.h

#### Go to the documentation of this file.

```
00021 /* Define to prevent recursive inclusion -----
00022 #ifndef I3G4250D_REGS_H
00023 #define I3G4250D_REGS_H
00024
00025 #ifdef __cplusplus
00026 extern "C" {
00027 #endif
00028
00029 /* Includes -
00030 #include <stdint.h>
00031 #include <stddef.h>
00032 #include <math.h>
00033
00044 #ifndef __BYTE_ORDER_
00045
00046 #define DRV_LITTLE_ENDIAN 1234
00047 #define DRV_BIG_ENDIAN 4321
00048
                                     DRV_BIG_ENDIAN
00052 //#define DRV_BYTE_ORDER
00053 #define DRV_BYTE_ORDER
                                    DRV_LITTLE_ENDIAN
00054
00055 #else /* defined __BYTE_ORDER__ */
00056
00057 #define DRV_LITTLE_ENDIAN __ORDER_LITTLE_ENDIAN_
00058 #define DRV_BIG_ENDIAN __ORDER_BIG_ENDIAN_
00059 #define DRV_BYTE_ORDER
                                __BYTE_ORDER__
00060
00061 #endif /* DRV_BYTE_ORDER */
00062
00073 #ifndef MEMS_SHARED_TYPES
00074 #define MEMS_SHARED_TYPES
00075
00076 typedef struct
00077
00078 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00079 uint8_t bit0
00080 uint8_t bit1
                      : 1;
: 1;
00081
       uint8_t bit2
00082
       uint8_t bit3
       uint8_t bit4
00083
00084
       uint8_t bit5
                           : 1;
00085
       uint8_t bit6
                           : 1;
00086 uint8_t bit7
                           : 1;
00087 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00088 uint8_t bit7
00089 uint8_t bit6
                       : 1;
       uint8_t bit6
00090
       uint8_t bit5
00091
       uint8_t bit4
                           : 1;
00092
       uint8_t bit3
                           : 1;
00093
       uint8 t bit2
                           : 1;
00094
       uint8_t bit1
                           : 1;
00095
       uint8_t bit0
00096 #endif /* DRV_BYTE_ORDER */
00097 } bitwise_t;
00098
00099 #define PROPERTY DISABLE
00100 #define PROPERTY_ENABLE
00110 typedef int32_t (*stmdev_write_ptr)(void *, uint8_t, const uint8_t *, uint16_t);
00111 typedef int32_t (*stmdev_read_ptr)(void *, uint8_t, uint8_t *, uint16_t);
00112 typedef void (*stmdev_mdelay_ptr) (uint32_t millisec);
00113
00114 typedef struct
00115 {
```

```
00117 stmdev_write_ptr write_reg;
00118 stmdev_read_ptr read_reg;
00120 stmdev_mdelay_ptr mdelay;
00122 void *handle;
00123 } stmdev_ctx_t;
00124
00130 #endif /* MEMS_SHARED_TYPES */
00131
00132 #ifndef MEMS_UCF_SHARED_TYPES
00133 #define MEMS_UCF_SHARED_TYPES
00134
00146 typedef struct
00150 } ucf_line_t;
00151
00157 #endif /* MEMS_UCF_SHARED_TYPES */
00171 #define I3G4250D_I2C_ADD_L
                                           0xD1U
0xD3U
00172 #define I3G4250D_I2C_ADD_H
00173
00175 #define T3G4250D TD
                                                  0×D3U
00176
00182 #define I3G4250D_WHO_AM_I
00183 #define I3G4250D_CTRL_REG1
00184 typedef struct
00185 {
00186 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00190 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00191 uint8_t dr : 2;

00192 uint8_t bw : 2;

00193 uint8_t pd : 4;

00194 #endif /* DRV_BYTE_ORDER */
                                       : 2;
: 4; /* xen yen zen pd */
00195 } i3g4250d_ctrl_reg1_t;
00196
00197 #define I3G4250D_CTRL_REG2 0x21U
00198 typedef struct
00199 {
00200 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN

00201 uint8_t hpcf : 4;

00202 uint8_t hpm : 2;

00203 uint8_t not_used_01 : 2;
00204 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00209 } i3g4250d_ctrl_reg2_t;
00210
00211 #define I3G4250D_CTRL_REG3 0x22U
00212 typedef struct
00213 {
00214 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00223 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00223 #e117 DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00224 uint8_t i1_int1 : 1;
00225 uint8_t i1_boot : 1;
00226 uint8_t i1_boot : 1;
00227 uint8_t pp_od : 1;
00228 uint8_t i2_drdy : 1;
00229 uint8_t i2_wtm : 1;
00230 uint8_t i2_orun : 1;
00231 uint8_t i2_empty : 1;
00232 #endif /* DRV_BYTE_ORDER */
00233 } i3g4250d_ctrl_reg3_t;
00234
00235 #define I3G4250D_CTRL_REG4 0x23U
00236 typedef struct
00237 {
00238 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00242 uint8_t fs
00243 uint8_t ble
00244 uint8_t not_used_02
                                          : 2;
                                              : 1;
```

6.2 i3g4250d reg.h 173

```
00245 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00252 #endif /* DRV_BYTE_ORDER */
00253 } i3g4250d_ctrl_reg4_t;
00254
00255 #define I3G4250D_CTRL_REG5 0x24U
00256 typedef struct
00257 {
00258 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00265 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00273 } i3g4250d_ctrl_reg5_t;
00274
00275 #define I3G4250D_REFERENCE 0x25U
00276 typedef struct
00277 {
    uint8_t ref
                         : 8;
00278
00279 } i3g4250d_reference_t;
00280 00281 #define I3G4250D_OUT_TEMP 0x26U 00282 #define I3G4250D_STATUS_REG 0x27U
00283 typedef struct
00284 {
00285 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00294 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00303 #endif /* DRV_BYTE_ORDER */
00304 } i3g4250d_status_reg_t;
00305
00313 typedef struct
00315 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00319 uint8_t fm : 3;
00320 uint8_t wtm : 5;
00324 #define I3G4250D_FIFO_SRC_REG 0x2FU
00325 typedef struct
00327 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
```

```
00332 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00338 } i3g4250d_fifo_src_reg_t;
00339
00341 typedef struct
00342 {
00343 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00362 } i3g4250d_int1_cfg_t;
00363
                           0x31U
00364 #define I3G4250D_INT1_SRC
00365 typedef struct
00366 {
00367 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00367 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00368 uint8_t xl : 1;
00369 uint8_t xh : 1;
00370 uint8_t yl : 1;
00371 uint8_t yl : 1;
00372 uint8_t zl : 1;
00373 uint8_t zl : 1;
00374 uint8_t zh : 1;
00375 uint8_t not_used_01 : 1;
00376 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00385 #endif /* DRV_BYTE_ORDER */
00386 } i3g4250d_int1_src_t;
00387
00389 typedef struct
00390 {
00391 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00394 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00398 } i3g4250d_int1_tsh_xh_t;
00399
00400 #define I3G4250D_INT1_TSH_XL 0x33U
00400 #aerine 150.255_ _ _ _ 00401 typedef struct
00402 {
00403 uint8_t thsx : 8;
00404 } i3g4250d_int1_tsh_x1_t;
00405
00405 00406 #define I3G4250D_INT1_TSH_YH 0x34U
00407 typedef struct
00408 {
00409 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00416 } i3g4250d_int1_tsh_yh_t;
00417
00418 #define I3G4250D_INT1_TSH_YL
                                   0x35U
```

6.2 i3g4250d reg.h 175

```
00419 typedef struct
00420 {
00421
       uint8_t thsy
                                      : 8;
00422 } i3g4250d_int1_tsh_yl_t;
00423
00425 typedef struct
00426 {
00427 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00428 uint8_t thsz : 7;
00429 uint8_t not_used_01 : 1;
00430 #elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
00431 uint8_t not_used_01 : 1;
00432 uint8_t thsz : 7;
00433 #endif /* DRV_BYTE_ORDER */
00434 } i3g4250d_int1_tsh_zh_t;
00435
00436 #define I3G4250D_INT1_TSH_ZL
                                             0x37U
00437 typedef struct
00438 {
: 8;
00440 } i3g4250d_int1_tsh_zl_t;
00441
00442 #define I3G4250D_INT1_DURATION 0x38U
00443 typedef struct
00445 #if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
00449 uint8_t wait

00450 uint8_t d

00451 #endif /* DRV_BYTE_ORDER */
00452 } i3g4250d_int1_duration_t;
00453
00467 typedef union
00468 {
                              ctrl_reg1;
ctrl_reg2;
ctrl_reg3;
ctrl_reg4;
ctrl_reg5:
00469 i3g4250d_ctrl_reg1_t
00470
       i3g4250d_ctrl_reg2_t
00471 i3g4250d_ctrl_reg3_t
00472
       i3g4250d_ctrl_reg4_t
       i3g4250d_ctrl_reg5_t
00473
       i3g4250d_reference_t
00474
                                    reference:
00475
       i3g4250d_status_reg_t
                                    status_req;
00476
       i3g4250d_fifo_ctrl_reg_t
                                    fifo_ctrl_reg;
       i3g4250d_fifo_src_reg_t
00477
                                    fifo_src_reg;
00478
       i3g4250d_int1_cfg_t
                                    int1_cfg;
00479
       i3g4250d_int1_src_t
                                    int1_src;
       i3g4250d_int1_tsh_xh_t
00480
                                    int1 tsh xh:
       i3g4250d_int1_tsh_x1_t
00481
                                    int1 tsh xl:
       i3g4250d_int1_tsh_yh_t
00482
                                    int1_tsh_yh;
int1_tsh_yl;
                                    int1_tsh_zh;
                                    int1_tsh_zl;
                                    int1 duration:
00487 bitwise
00488 uint8_t
       bitwise t
                                    bitwise;
                                    bvte:
00489 } i3g4250d_reg_t;
00490
00496 #ifndef __weak
00497 #define __weak __attribute__((weak))
00498 #endif /* __weak */
00500 /*
^{\circ} These are the basic platform dependent I/O routines to read 00502 ^{\star} and write device registers connected on a standard bus.
00503 \,\,\star\,\, The driver keeps offering a default implementation based on function
00504 * pointers to read/write routines for backward compatibility.
00505 * The __weak directive allows the final application to overwrite
00506 * them with a custom implementation.
00507 */
00508
00509 int32_t i3g4250d_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
00510
                                uint8_t *data,
00511
                                uint16 t len);
00512 int32_t i3g4250d_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
00513
                                 uint8_t *data,
00514
                                 uint16_t len);
00515
00516 float_t i3g4250d_from_fs245dps_to_mdps(int16_t lsb);
00517 float_t i3g4250d_from_lsb_to_celsius(int16_t lsb);
00519 int32_t i3g4250d_axis_x_data_set(const stmdev_ctx_t *ctx, uint8_t val);
00520 int32_t i3g4250d_axis_x_data_get(const stmdev_ctx_t *ctx, uint8_t *val);
00521
00522 int32_t i3g4250d_axis_y_data_set(const stmdev_ctx_t *ctx, uint8_t val);
00523 int32_t i3g4250d_axis_y_data_get(const stmdev_ctx_t *ctx, uint8_t *val);
```

```
00525 int32_t i3g4250d_axis_z_data_set(const stmdev_ctx_t *ctx, uint8_t val);
00526 int32_t i3g4250d_axis_z_data_get(const stmdev_ctx_t *ctx, uint8_t *val);
00527
00528 typedef enum
00529 {
       I3G4250D_ODR_OFF
00530
00531
        I3G4250D_ODR_SLEEP
                            = 0x08,
00532
       I3G4250D_ODR_100Hz
                            = 0x0F,
                            = 0x1F,
00533
       I3G4250D_ODR_200Hz
       I3G4250D_ODR_400Hz
00534
                            = 0x2F
       I3G4250D_ODR_800Hz
                            = 0x3F
00535
00536 } i3g4250d_dr_t;
00537 int32_t i3g4250d_data_rate_set(const stmdev_ctx_t *ctx, i3g4250d_dr_t val);
00538 int32_t i3g4250d_data_rate_get(const stmdev_ctx_t *ctx, i3g4250d_dr_t *val);
00539
00540 typedef enum
00541 {
00542 I3G4250D_245dps
                           = 0 \times 00,
       I3G4250D_500dps
00543
                            = 0x01.
                           = 0x02,
00544
      I3G4250D_2000dps
00545 } i3g4250d_fs_t;
00546 int32_t i3g4250d_full_scale_set(const stmdev_ctx_t *ctx, i3g4250d_fs_t val);
00547 int32_t i3g4250d_full_scale_get(const stmdev_ctx_t \starctx,
00548
                                      i3g4250d_fs_t *val);
00549
00550 int32_t i3g4250d_status_reg_get(const stmdev_ctx_t *ctx,
00551
                                      i3g4250d_status_reg_t *val);
00552
00553 int32_t i3g4250d_flag_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val);
00554
00555 int32_t i3g4250d_temperature_raw_get(const stmdev_ctx_t *ctx,
00556
                                           uint8_t *buff);
00557
00558 int32_t i3g4250d_angular_rate_raw_get(const stmdev_ctx_t *ctx,
00559
                                            int16 t *val);
00560
00561 int32_t i3g4250d_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff);
00562
00563 typedef enum
00564 {
00565
       I3G4250D_GY_ST_DISABLE
                                  = 0.
       I3G4250D_GY_ST_POSITIVE = 1,
I3G4250D_GY_ST_NEGATIVE = 3,
00566
00568 } i3g4250d_st_t;
00569 int32_t i3g4250d_self_test_set(const stmdev_ctx_t *ctx, i3g4250d_st_t val);
00570 int32_t i3g4250d_self_test_get(const stmdev_ctx_t *ctx, i3g4250d_st_t *val);
00571
00572 typedef enum
00573 {
        I3G4250D_AUX_LSB_AT_LOW_ADD
00575 I3G4250D_AUX_MSB_AT_LOW_ADD = 1,
00576 } i3g4250d_ble_t;
00577 int32_t i3g4250d_data_format_set(const stmdev_ctx_t *ctx, 00578 i3g4250d_ble_t val);
00579 int32_t i3g4250d_data_format_get(const stmdev_ctx_t *ctx,
                                       i3g4250d_ble_t *val);
00581
00582 int32_t i3g4250d_boot_set(const stmdev_ctx_t *ctx, uint8_t val);
00583 int32_t i3g4250d_boot_get(const stmdev_ctx_t *ctx, uint8_t *val);
00584
00585 typedef enum
00586 {
= 1,
                                    = 2,
00589
       I3G4250D_CUT_OFF_HIGH
00590
       i3G4250D_CUT_OFF_VERY_HIGH = 3,
00591 } i3q4250d_bw_t;
00592 int32_t i3g4250d_lp_bandwidth_set(const stmdev_ctx_t *ctx,
                                        i3g4250d_bw_t val);
00594 int32_t i3g4250d_lp_bandwidth_get(const stmdev_ctx_t *ctx,
00595
                                        i3g4250d_bw_t *val);
00596
00597 typedef enum
00598 {
       I3G4250D_HP_LEVEL_0
00599
       I3G4250D_HP_LEVEL_1
00600
00601
       I3G4250D_HP_LEVEL_2
00602
       I3G4250D_HP_LEVEL_3
       I3G4250D_HP_LEVEL_4
00603
                             = 4.
       I3G4250D_HP_LEVEL_5
                             = 5,
00604
00605
        I3G4250D_HP_LEVEL_6
       I3G4250D_HP_LEVEL_7
00606
00607
       I3G4250D_HP_LEVEL_8
00608
       I3G4250D_HP_LEVEL_9
                             = 9,
00609 } i3g4250d_hpcf_t;
00610 int32_t i3g4250d_hp_bandwidth_set(const stmdev_ctx_t *ctx,
```

6.2 i3g4250d reg.h 177

```
i3g4250d_hpcf_t val);
00612 int32_t i3g4250d_hp_bandwidth_get(const stmdev_ctx_t *ctx,
00613
                                      i3g4250d_hpcf_t *val);
00614
00615 typedef enum
00616 {
       i3G4250D_HP_NORMAL_MODE_WITH_RST = 0,
       I3G4250D_HP_REFERENCE_SIGNAL = 1,
00618
00619 I3G4250D_HP_NORMAL_MODE
00620
       I3G4250D_HP_AUTO_RESET_ON_INT
00621 } i3g4250d_hpm_t;
00622 \ int32\_t \ i3g4250d\_hp\_mode\_set(const \ stmdev\_ctx\_t \ *ctx, \ i3g4250d\_hpm\_t \ val);
00623 int32_t i3g4250d_hp_mode_get(const stmdev_ctx_t *ctx, i3g4250d_hpm_t *val);
00624
00625 typedef enum
00626 {
       I3G4250D_ONLY_LPF1_ON_OUT
00627
                                  = 0,
      I3G4250D_LPF1_HP_ON_OUT = 1,
I3G4250D_LPF1_LPF2_ON_OUT = 2,
00628
00629
       I3G4250D\_LPF1\_HP\_LPF2\_ON\_OUT = 6,
00631 } i3g4250d_out_sel_t;
00632 int32_t i3g4250d_filter_path_set(const stmdev_ctx_t *ctx,
00633
                                     i3g4250d_out_sel_t val);
00636
00637 typedef enum
00638 {
00642
       I3G4250D\_LPF1\_HP\_LPF2\_ON\_INT = 6,
00643 } i3g4250d_int1_sel_t;
{\tt 00644\ int32\_t\ i3g4250d\_filter\_path\_internal\_set(const\ stmdev\_ctx\_t\ *ctx, totx)}
00645
                                              i3g4250d_int1_sel_t val);
00646 int32_t i3g4250d_filter_path_internal_get(const stmdev_ctx_t *ctx,
00647
                                              i3q4250d int1 sel t *val);
00648
00649 int32_t i3g4250d_hp_reference_value_set(const stmdev_ctx_t *ctx,
00650
                                            uint8_t val);
00651 int32_t i3g4250d_hp_reference_value_get(const stmdev_ctx_t *ctx,
                                            uint8 t *val);
00652
00653
00654 typedef enum
00655 {
00656 | I3G4250D_SPI_4_WIRE = 0,
00657 | I3G4250D_SPI_3_WIRE = 1,
00658 } i3g4250d_sim_t;
00659 int32_t i3g4250d_spi_mode_set(const stmdev_ctx_t *ctx, i3g4250d_sim_t val);
00660 int32_t i3g4250d_spi_mode_get(const stmdev_ctx_t *ctx, i3g4250d_sim_t *val);
00662 typedef struct
00663 {
: 1;
                                  : 1;
00666 } i3g4250d_int1_route_t;
00667 int32_t i3g4250d_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                         i3g4250d_int1_route_t val);
00669 int32_t i3g4250d_pin_int1_route_get(const stmdev_ctx_t *ctx,
00670
                                        i3g4250d_int1_route_t *val);
00671
00672 typedef struct
00673 {
: 1;
00676 uint8_t i2_wtm
                                   : 1;
: 1;
00679 int32_t i3g4250d_pin_int2_route_set(const stmdev_ctx_t *ctx,
                                        i3g4250d_int2_route_t val);
00681 int32_t i3g4250d_pin_int2_route_get(const stmdev_ctx_t *ctx,
00682
                                        i3g4250d_int2_route_t *val);
00683
00684 typedef enum
13G4250D_OPEN_DRAIN = 1,
00687
00688 } i3g4250d_pp_od_t;
00689 int32_t i3g4250d_pin_mode_set(const stmdev_ctx_t *ctx,
00690
                                  i3g4250d_pp_od_t val);
00691 int32_t i3g4250d_pin_mode_get(const stmdev_ctx_t *ctx,
00692
                                  i3g4250d_pp_od_t *val);
00693
00694 typedef enum
00695 {
       I3G4250D_ACTIVE_HIGH = 0,
00696
00697
       13G4250D\_ACTIVE\_LOW = 1,
```


```
00698 } i3g4250d_h_lactive_t;
00699 int32_t i3g4250d_pin_polarity_set(const stmdev_ctx_t *ctx,
00700
                                       i3g4250d_h_lactive_t val);
00701 int32_t i3g4250d_pin_polarity_get(const stmdev_ctx_t *ctx,
00702
                                       i3g4250d_h_lactive_t *val);
00703
00704 typedef enum
00705 {
00708 } i3q4250d lir t;
00709 int32_t i3g4250d_int_notification_set(const stmdev_ctx_t *ctx,
00710
                                           i3g4250d_lir_t val);
00711 int32_t i3g4250d_int_notification_get(const stmdev_ctx_t *ctx,
00712
                                           i3g4250d_lir_t *val);
00713
00714 int32_t i3g4250d_int_on_threshold_conf_set(const stmdev_ctx_t *ctx,
00715
                                                i3q4250d int1 cfg t *val);
00716 int32_t i3g4250d_int_on_threshold_conf_get(const stmdev_ctx_t *ctx,
00717
                                                i3g4250d_int1_cfg_t *val);
00718
00719 typedef enum
00720 {
       I3G4250D_INT1_ON_TH_AND = 1,
I3G4250D_INT1_ON_TH_OR = 0,
00721
00722
00723 } i3g4250d_and_or_t;
00724 int32_t i3g4250d_int_on_threshold_mode_set(const stmdev_ctx_t *ctx,
00725
                                                i3g4250d_and_or_t val);
00726 int32_t i3g4250d_int_on_threshold_mode_get(const stmdev_ctx_t *ctx,
00727
                                                i3g4250d_and_or_t *val);
00728
00729 int32_t i3g4250d_int_on_threshold_src_get(const stmdev_ctx_t *ctx,
00730
                                               i3g4250d_int1_src_t *val);
00731
00732 int32_t i3g4250d_int_x_threshold_set(const stmdev_ctx_t *ctx, uint16_t val);
00733 int32_t i3g4250d_int_x_threshold_get(const stmdev_ctx_t *ctx, uint16_t *val);
00734
00735 int32_t i3g4250d_int_y_threshold_set(const stmdev_ctx_t *ctx, uint16_t val);
00736 int32_t i3g4250d_int_y_threshold_get(const stmdev_ctx_t *ctx, uint16_t *val);
00737
00738 int32_t i3g4250d_int_z_threshold_set(const stmdev_ctx_t *ctx, uint16_t val);
00739 int32_t i3g4250d_int_z_threshold_get(const stmdev_ctx_t *ctx, uint16_t *val);
00740
00741 int32_t i3g4250d_int_on_threshold_dur_set(const stmdev_ctx_t *ctx,
00742
                                               uint8_t val);
00743 int32_t i3g4250d_int_on_threshold_dur_get(const stmdev_ctx_t *ctx,
00744
                                               uint8_t *val);
00745
00746 int32_t i3g4250d_fifo_enable_set(const stmdev_ctx_t *ctx, uint8_t val);
00747 int32_t i3q4250d_fifo_enable_qet(const stmdev_ctx_t *ctx, uint8_t *val);
00749 int32_t i3g4250d_fifo_watermark_set(const stmdev_ctx_t *ctx, uint8_t val);
00750 int32_t i3g4250d_fifo_watermark_get(const stmdev_ctx_t *ctx, uint8_t *val);
00751
00752 typedef enum
00753 {
00754 I3G4250D_FIFO_BYPASS_MODE
                                    = 0x00.
00755
       I3G4250D_FIFO_MODE
                                     = 0 \times 01.
00756
     I3G4250D_FIFO_STREAM_MODE
                                    = 0x02,
00757 } i3q4250d_fifo_mode_t;
00758 int32_t i3g4250d_fifo_mode_set(const stmdev_ctx_t *ctx,
00759
                                    i3q4250d fifo mode t val);
00760 int32_t i3g4250d_fifo_mode_get(const stmdev_ctx_t *ctx,
00761
                                    i3g4250d_fifo_mode_t *val);
00762
00763 int32_t i3g4250d_fifo_data_level_get(const stmdev_ctx_t *ctx, uint8_t *val);
00764
00765 int32 t i3g4250d fifo empty flag get(const stmdey ctx t *ctx, uint8 t *val);
00766
00767 int32_t i3g4250d_fifo_ovr_flag_get(const stmdev_ctx_t *ctx, uint8_t *val);
00768
00769 int32_t i3g4250d_fifo_wtm_flag_get(const stmdev_ctx_t *ctx, uint8_t *val);
00770
00776 #ifdef __cplusplus
00777 }
00778 #endif
00779
00780 #endif /* I3G4250D_REGS_H */
00781
```

6.3 main.h File Reference 179


# 6.3 main.h File Reference

: Header for main.c file. This file contains the common defines of the application.

```
#include "stm32f4xx_hal.h"
Include dependency graph for main.h:
```



This graph shows which files directly or indirectly include this file:



#### **Macros**

- #define GYRO CS OUT GPIO Port GPIOA
- #define GYRO\_CS\_OUT\_Pin GPIO\_PIN\_4

#### **Functions**

void Error\_Handler (void)

# 6.3.1 Detailed Description

: Header for main.c file. This file contains the common defines of the application.

Attention

Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

# 6.3.2 Macro Definition Documentation

# 6.3.2.1 GYRO\_CS\_OUT\_GPIO\_Port

```
#define GYRO_CS_OUT_GPIO_Port GPIOA
```

#### 6.3.2.2 GYRO\_CS\_OUT\_Pin

```
#define GYRO_CS_OUT_Pin GPIO_PIN_4
```

#### 6.3.3 Function Documentation

# 6.3.3.1 Error\_Handler()

Referenced by main().

Here is the caller graph for this function:



# 6.4 main.h

# Go to the documentation of this file.

```
00001 /* USER CODE BEGIN Header */
00019 /* USER CODE END Header */
00020
00021 /* Define to prevent recursive inclusion -----*/
00022 #ifndef __MAIN_H
00023 #define __MAIN_H
00024
00025 #ifdef \_cplusplus 00026 extern "C" {
00027 #endif
00028
00029 /* Includes --
00030 #include "stm32f4xx_hal.h"
00031
00032 /* Private includes ---
00033 /* USER CODE BEGIN Includes */
00034
00035 /* USER CODE END Includes */
00036
00037 /\star Exported types ----
00038 /* USER CODE BEGIN ET */
00039
00040 /* USER CODE END ET */
00041
```

```
00042 /* Exported constants
00043 /* USER CODE BEGIN EC */
00044
00045 /* USER CODE END EC */
00046
00047 /* Exported macro
00048 /* USER CODE BEGIN EM */
00049
00050 /* USER CODE END EM */
00051
00052 /* Exported functions prototypes -----*/
00053 void Error_Handler(void);
00054
00055 /* USER CODE BEGIN EFP */
00056
00057 /* USER CODE END EFP */
00058
00059 /* Private defines -
00060 #define GYRO_CS_OUT_Pin GPIO_PIN_4
00061 #define GYRO_CS_OUT_GPIO_Port GPIOA
00062
00063 /* USER CODE BEGIN Private defines */
00064
00065 /* USER CODE END Private defines */
00066
00067 #ifdef __cplusplus
00068 }
00069 #endif
00070
00071 #endif /* ___MAIN_H */
```

# 6.5 stm32f4xx\_hal\_conf.h File Reference

```
#include "stm32f4xx_hal_rcc.h"
#include "stm32f4xx_hal_gpio.h"
#include "stm32f4xx_hal_exti.h"
#include "stm32f4xx_hal_dma.h"
#include "stm32f4xx_hal_cortex.h"
#include "stm32f4xx_hal_flash.h"
#include "stm32f4xx_hal_pwr.h"
#include "stm32f4xx_hal_spi.h"
#include "stm32f4xx_hal_uart.h"
Include dependency graph for stm32f4xx_hal_conf.h:
```



#### Macros

#define assert\_param(expr) ((void)0U)

Include module's header file.

- #define DATA\_CACHE\_ENABLE 1U
- #define DP83848 PHY ADDRESS
- #define ETH\_RX\_BUF\_SIZE ETH\_MAX\_PACKET\_SIZE /\* buffer size for receive \*/
- #define ETH RXBUFNB 4U /\* 4 Rx buffers of size ETH RX BUF SIZE \*/
- #define ETH\_TX\_BUF\_SIZE ETH\_MAX\_PACKET\_SIZE /\* buffer size for transmit \*/
- #define ETH\_TXBUFNB 4U /\* 4 Tx buffers of size ETH\_TX\_BUF\_SIZE \*/
- #define EXTERNAL CLOCK VALUE 12288000U

External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S clock source frequency, this source is inserted directly through I2S\_CKIN pad.

• #define HAL\_CORTEX\_MODULE\_ENABLED

- #define HAL DMA MODULE ENABLED
- #define HAL EXTI MODULE ENABLED
- #define HAL\_FLASH\_MODULE\_ENABLED
- #define HAL GPIO MODULE ENABLED
- #define HAL MODULE ENABLED

This is the list of modules to be used in the HAL driver.

- #define HAL PWR MODULE ENABLED
- #define HAL\_RCC\_MODULE\_ENABLED
- #define HAL SPI MODULE ENABLED
- #define HAL UART MODULE ENABLED
- #define HSE\_STARTUP\_TIMEOUT 100U
- #define HSE\_VALUE 25000000U

Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL).

#define HSI VALUE ((uint32 t)16000000U)

Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL).

- #define INSTRUCTION\_CACHE\_ENABLE 1U
- #define LSE STARTUP TIMEOUT 5000U
- #define LSE VALUE 32768U

External Low Speed oscillator (LSE) value.

#define LSI\_VALUE 32000U

Internal Low Speed oscillator (LSI) value.

• #define MAC ADDR0 2U

Uncomment the line below to expanse the "assert\_param" macro in the HAL drivers code.

- #define MAC ADDR1 0U
- #define MAC\_ADDR2 0U
- #define MAC\_ADDR3 0U
- #define MAC\_ADDR4 0U
- #define MAC\_ADDR5 0U
- #define PHY AUTONEGO COMPLETE ((uint16 t)0x0020U)
- #define PHY\_AUTONEGOTIATION ((uint16\_t)0x1000U)
- #define PHY\_BCR ((uint16\_t)0x0000U)
- #define PHY BSR ((uint16 t)0x0001U)
- #define PHY CONFIG DELAY 0x00000FFFU
- #define PHY DUPLEX STATUS ((uint16 t))
- #define PHY\_FULLDUPLEX\_100M ((uint16\_t)0x2100U)
- #define PHY\_FULLDUPLEX\_10M ((uint16\_t)0x0100U)
- #define PHY HALFDUPLEX 100M ((uint16 t)0x2000U)
- #define PHY\_HALFDUPLEX\_10M ((uint16\_t)0x0000U)
- #define PHY\_ISOLATE ((uint16\_t)0x0400U)
- #define PHY\_JABBER\_DETECTION ((uint16\_t)0x0002U)
- #define PHY\_LINKED\_STATUS ((uint16\_t)0x0004U)
- #define PHY\_LOOPBACK ((uint16\_t)0x4000U)
- #define PHY POWERDOWN ((uint16 t)0x0800U)
- #define PHY READ TO 0x0000FFFFU
- #define PHY RESET ((uint16 t)0x8000U)
- #define PHY RESET DELAY 0x000000FFU
- #define PHY\_RESTART\_AUTONEGOTIATION ((uint16\_t)0x0200U)
- #define PHY\_SPEED\_STATUS ((uint16\_t))
- #define PHY SR ((uint16 t))
- #define PHY\_WRITE\_TO 0x0000FFFFU
- #define PREFETCH ENABLE 1U
- #define TICK\_INT\_PRIORITY 15U

```
    #define USE_HAL_ADC_REGISTER_CALLBACKS 0U /* ADC register callback disabled */

    #define USE_HAL_CAN_REGISTER_CALLBACKS 0U /* CAN register callback disabled */

    #define USE_HAL_CEC_REGISTER_CALLBACKS 0U /* CEC register callback disabled */

• #define USE HAL CRYP REGISTER CALLBACKS 0U /* CRYP register callback disabled */

    #define USE HAL DAC REGISTER CALLBACKS 0U /* DAC register callback disabled */

    #define USE HAL DCMI REGISTER CALLBACKS 0U /* DCMI register callback disabled */

• #define USE HAL DFSDM REGISTER CALLBACKS 0U /* DFSDM register callback disabled */

    #define USE HAL DMA2D REGISTER CALLBACKS 0U /* DMA2D register callback disabled */

• #define USE_HAL_DSI_REGISTER_CALLBACKS 0U /* DSI register callback disabled */

    #define USE HAL ETH REGISTER CALLBACKS 0U /* ETH register callback disabled */

• #define USE_HAL_FMPI2C_REGISTER_CALLBACKS 0U /* FMPI2C register callback disabled */

    #define USE HAL FMPSMBUS REGISTER CALLBACKS 0U /* FMPSMBUS register callback disabled */

    #define USE_HAL_HASH_REGISTER_CALLBACKS 0U /* HASH register callback disabled */

    #define USE HAL HCD REGISTER CALLBACKS 0U /* HCD register callback disabled */

    #define USE_HAL_I2C_REGISTER_CALLBACKS 0U /* I2C register callback disabled */

    #define USE HAL I2S REGISTER CALLBACKS 0U /* I2S register callback disabled */

    #define USE HAL IRDA REGISTER CALLBACKS 0U /* IRDA register callback disabled */

• #define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U /* LPTIM register callback disabled */

    #define USE HAL LTDC REGISTER CALLBACKS 0U /* LTDC register callback disabled */

    #define USE_HAL_MMC_REGISTER_CALLBACKS 0U /* MMC register callback disabled */

• #define USE HAL NAND REGISTER CALLBACKS 0U /* NAND register callback disabled */

    #define USE HAL NOR REGISTER CALLBACKS 0U /* NOR register callback disabled */

    #define USE HAL PCCARD REGISTER CALLBACKS 0U /* PCCARD register callback disabled */

    #define USE_HAL_PCD_REGISTER_CALLBACKS 0U /* PCD register callback disabled */

    #define USE_HAL_QSPI_REGISTER_CALLBACKS 0U /* QSPI register callback disabled */

    #define USE HAL RNG REGISTER CALLBACKS 0U /* RNG register callback disabled */

• #define USE HAL RTC REGISTER CALLBACKS 0U /* RTC register callback disabled */

    #define USE HAL SAI REGISTER CALLBACKS 0U /* SAI register callback disabled */

    #define USE HAL SD REGISTER CALLBACKS 0U /* SD register callback disabled */

    #define USE HAL SDRAM REGISTER CALLBACKS 0U /* SDRAM register callback disabled */

    #define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U /* SMARTCARD register callback disabled

    #define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U /* SMBUS register callback disabled */

    #define USE HAL SPDIFRX REGISTER CALLBACKS 0U /* SPDIFRX register callback disabled */

    #define USE HAL SPI REGISTER CALLBACKS 0U /* SPI register callback disabled */

    #define USE_HAL_SRAM_REGISTER_CALLBACKS 0U /* SRAM register callback disabled */

    #define USE_HAL_TIM_REGISTER_CALLBACKS 0U /* TIM register callback disabled */

    #define USE_HAL_UART_REGISTER_CALLBACKS 0U /* UART register callback disabled */

• #define USE HAL USART REGISTER CALLBACKS 0U /* USART register callback disabled */
• #define USE HAL WWDG REGISTER CALLBACKS 0U /* WWDG register callback disabled */
• #define USE RTOS 0U

    #define USE SPI CRC 0U

• #define VDD_VALUE 3300U
     This is the HAL system configuration section.
```

# 6.5.1 Macro Definition Documentation

#### 6.5.1.1 assert param

Include module's header file.

# 6.5.1.2 DATA\_CACHE\_ENABLE

#define DATA\_CACHE\_ENABLE 1U

# 6.5.1.3 DP83848 PHY ADDRESS

#define DP83848\_PHY\_ADDRESS

# 6.5.1.4 ETH\_RX\_BUF\_SIZE

#define ETH\_RX\_BUF\_SIZE ETH\_MAX\_PACKET\_SIZE /\* buffer size for receive \*/

# 6.5.1.5 ETH\_RXBUFNB

#define ETH\_RXBUFNB 4U /\* 4 Rx buffers of size ETH\_RX\_BUF\_SIZE \*/

# 6.5.1.6 ETH\_TX\_BUF\_SIZE

#define ETH\_TX\_BUF\_SIZE ETH\_MAX\_PACKET\_SIZE /\* buffer size for transmit \*/

#### 6.5.1.7 ETH\_TXBUFNB

#define ETH\_TXBUFNB 4U /\* 4 Tx buffers of size ETH\_TX\_BUF\_SIZE \*/

# 6.5.1.8 EXTERNAL\_CLOCK\_VALUE

#define EXTERNAL\_CLOCK\_VALUE 12288000U

External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S clock source frequency, this source is inserted directly through I2S\_CKIN pad.

Value of the External audio frequency in Hz

#### 6.5.1.9 HAL CORTEX MODULE ENABLED

#define HAL\_CORTEX\_MODULE\_ENABLED

# 6.5.1.10 HAL\_DMA\_MODULE\_ENABLED

#define HAL\_DMA\_MODULE\_ENABLED

# 6.5.1.11 HAL\_EXTI\_MODULE\_ENABLED

#define HAL\_EXTI\_MODULE\_ENABLED

# 6.5.1.12 HAL\_FLASH\_MODULE\_ENABLED

#define HAL\_FLASH\_MODULE\_ENABLED

# 6.5.1.13 HAL\_GPIO\_MODULE\_ENABLED

#define HAL\_GPIO\_MODULE\_ENABLED

# 6.5.1.14 HAL\_MODULE\_ENABLED

#define HAL\_MODULE\_ENABLED

This is the list of modules to be used in the HAL driver.

# 6.5.1.15 HAL PWR MODULE ENABLED

#define HAL\_PWR\_MODULE\_ENABLED

# 6.5.1.16 HAL\_RCC\_MODULE\_ENABLED

#define HAL\_RCC\_MODULE\_ENABLED

# 6.5.1.17 HAL\_SPI\_MODULE\_ENABLED

#define HAL\_SPI\_MODULE\_ENABLED

# 6.5.1.18 HAL\_UART\_MODULE\_ENABLED

#define HAL\_UART\_MODULE\_ENABLED

# 6.5.1.19 HSE\_STARTUP\_TIMEOUT

#define HSE\_STARTUP\_TIMEOUT 100U

Time out for HSE start up, in ms

# 6.5.1.20 HSE\_VALUE

```
#define HSE_VALUE 25000000U
```

Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL).

Value of the External oscillator in Hz

# 6.5.1.21 HSI\_VALUE

```
#define HSI_VALUE ((uint32_t)16000000U)
```

Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL).

Value of the Internal oscillator in Hz

# 6.5.1.22 INSTRUCTION\_CACHE\_ENABLE

#define INSTRUCTION\_CACHE\_ENABLE 1U

#### 6.5.1.23 LSE\_STARTUP\_TIMEOUT

#define LSE\_STARTUP\_TIMEOUT 5000U

Time out for LSE start up, in ms

# 6.5.1.24 LSE\_VALUE

#define LSE\_VALUE 32768U

External Low Speed oscillator (LSE) value.

< Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External Low Speed oscillator in Hz

#### 6.5.1.25 LSI\_VALUE

#define LSI\_VALUE 32000U

Internal Low Speed oscillator (LSI) value.

LSI Typical Value in Hz

#### 6.5.1.26 MAC\_ADDR0

#define MAC\_ADDR0 2U

Uncomment the line below to expanse the "assert\_param" macro in the HAL drivers code.

# 6.5.1.27 MAC\_ADDR1

#define MAC\_ADDR1 0U

# 6.5.1.28 MAC\_ADDR2

#define MAC\_ADDR2 OU

# 6.5.1.29 MAC\_ADDR3

#define MAC\_ADDR3 OU

#### 6.5.1.30 MAC\_ADDR4

#define MAC\_ADDR4 0U

# 6.5.1.31 MAC\_ADDR5

#define MAC\_ADDR5 OU

# 6.5.1.32 PHY\_AUTONEGO\_COMPLETE

#define PHY\_AUTONEGO\_COMPLETE ((uint16\_t)0x0020U)

Auto-Negotiation process completed

#### 6.5.1.33 PHY\_AUTONEGOTIATION

#define PHY\_AUTONEGOTIATION ((uint16\_t)0x1000U)

Enable auto-negotiation function

# 6.5.1.34 PHY\_BCR

#define PHY\_BCR ((uint16\_t)0x0000U)

Transceiver Basic Control Register

# 6.5.1.35 PHY\_BSR

```
#define PHY_BSR ((uint16_t)0x0001U)
```

Transceiver Basic Status Register

# 6.5.1.36 PHY\_CONFIG\_DELAY

#define PHY\_CONFIG\_DELAY 0x00000FFFU

# 6.5.1.37 PHY DUPLEX STATUS

```
#define PHY_DUPLEX_STATUS ((uint16_t))
```

PHY Duplex mask

# 6.5.1.38 PHY\_FULLDUPLEX\_100M

#define PHY\_FULLDUPLEX\_100M ((uint16\_t)0x2100U)

Set the full-duplex mode at 100 Mb/s

# 6.5.1.39 PHY\_FULLDUPLEX\_10M

```
#define PHY_FULLDUPLEX_10M ((uint16_t)0x0100U)
```

Set the full-duplex mode at 10 Mb/s

# 6.5.1.40 PHY\_HALFDUPLEX\_100M

#define PHY\_HALFDUPLEX\_100M ((uint16\_t)0x2000U)

Set the half-duplex mode at 100 Mb/s

# 6.5.1.41 PHY\_HALFDUPLEX\_10M

#define PHY\_HALFDUPLEX\_10M ((uint16\_t)0x0000U)

Set the half-duplex mode at 10 Mb/s

# 6.5.1.42 PHY\_ISOLATE

#define PHY\_ISOLATE ((uint16\_t)0x0400U)

Isolate PHY from MII

# 6.5.1.43 PHY\_JABBER\_DETECTION

#define PHY\_JABBER\_DETECTION ((uint16\_t)0x0002U)

Jabber condition detected

# 6.5.1.44 PHY\_LINKED\_STATUS

#define PHY\_LINKED\_STATUS ((uint16\_t)0x0004U)

Valid link established

# 6.5.1.45 PHY\_LOOPBACK

#define PHY\_LOOPBACK ((uint16\_t)0x4000U)

Select loop-back mode

# 6.5.1.46 PHY\_POWERDOWN

#define PHY\_POWERDOWN ((uint16\_t)0x0800U)

Select the power down mode

# 6.5.1.47 PHY\_READ\_TO

#define PHY\_READ\_TO 0x0000FFFFU

# 6.5.1.48 PHY\_RESET

#define PHY\_RESET ((uint16\_t)0x8000U)

**PHY Reset** 

# 6.5.1.49 PHY\_RESET\_DELAY

#define PHY\_RESET\_DELAY 0x000000FFU

# 6.5.1.50 PHY\_RESTART\_AUTONEGOTIATION

#define PHY\_RESTART\_AUTONEGOTIATION ((uint16\_t)0x0200U)

Restart auto-negotiation function

# 6.5.1.51 PHY SPEED STATUS

#define PHY\_SPEED\_STATUS ((uint16\_t))

PHY Speed mask

# 6.5.1.52 PHY SR

#define PHY\_SR ((uint16\_t))

PHY status register Offset

# 6.5.1.53 PHY\_WRITE\_TO

#define PHY\_WRITE\_TO 0x0000FFFFU

# 6.5.1.54 PREFETCH\_ENABLE

#define PREFETCH\_ENABLE 1U

# 6.5.1.55 TICK INT PRIORITY

#define TICK\_INT\_PRIORITY 15U

tick interrupt priority

# 6.5.1.56 USE\_HAL\_ADC\_REGISTER\_CALLBACKS

#define USE\_HAL\_ADC\_REGISTER\_CALLBACKS 0U /\* ADC register callback disabled \*/

# 6.5.1.57 USE\_HAL\_CAN\_REGISTER\_CALLBACKS

#define USE\_HAL\_CAN\_REGISTER\_CALLBACKS OU /\* CAN register callback disabled \*/

# 6.5.1.58 USE\_HAL\_CEC\_REGISTER\_CALLBACKS

#define USE\_HAL\_CEC\_REGISTER\_CALLBACKS OU /\* CEC register callback disabled \*/

#### 6.5.1.59 USE\_HAL\_CRYP\_REGISTER\_CALLBACKS

#define USE\_HAL\_CRYP\_REGISTER\_CALLBACKS OU /\* CRYP register callback disabled \*/

# 6.5.1.60 USE\_HAL\_DAC\_REGISTER\_CALLBACKS

#define USE\_HAL\_DAC\_REGISTER\_CALLBACKS OU /\* DAC register callback disabled \*/

# 6.5.1.61 USE\_HAL\_DCMI\_REGISTER\_CALLBACKS

#define USE\_HAL\_DCMI\_REGISTER\_CALLBACKS OU /\* DCMI register callback disabled \*/

#### 6.5.1.62 USE HAL DFSDM REGISTER CALLBACKS

#define USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS OU /\* DFSDM register callback disabled \*/

# 6.5.1.63 USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS

#define USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS 0U /\* DMA2D register callback disabled \*/

# 6.5.1.64 USE\_HAL\_DSI\_REGISTER\_CALLBACKS

#define USE\_HAL\_DSI\_REGISTER\_CALLBACKS OU /\* DSI register callback disabled \*/

# 6.5.1.65 USE\_HAL\_ETH\_REGISTER\_CALLBACKS

#define USE\_HAL\_ETH\_REGISTER\_CALLBACKS OU /\* ETH register callback disabled \*/

# 6.5.1.66 USE\_HAL\_FMPI2C\_REGISTER\_CALLBACKS

#define USE\_HAL\_FMPI2C\_REGISTER\_CALLBACKS OU /\* FMPI2C register callback disabled \*/

# 6.5.1.67 USE\_HAL\_FMPSMBUS\_REGISTER\_CALLBACKS

#define USE\_HAL\_FMPSMBUS\_REGISTER\_CALLBACKS OU /\* FMPSMBUS register callback disabled \*/

# 6.5.1.68 USE HAL HASH REGISTER CALLBACKS

#define USE\_HAL\_HASH\_REGISTER\_CALLBACKS OU /\* HASH register callback disabled \*/

#### 6.5.1.69 USE\_HAL\_HCD\_REGISTER\_CALLBACKS

#define USE\_HAL\_HCD\_REGISTER\_CALLBACKS OU /\* HCD register callback disabled \*/

# 6.5.1.70 USE\_HAL\_I2C\_REGISTER\_CALLBACKS

#define USE\_HAL\_I2C\_REGISTER\_CALLBACKS OU /\* I2C register callback disabled \*/

# 6.5.1.71 USE\_HAL\_I2S\_REGISTER\_CALLBACKS

 $\verb|#define USE_HAL_I2S_REGISTER_CALLBACKS OU /* I2S register callback disabled */$ 

#### 6.5.1.72 USE HAL IRDA REGISTER CALLBACKS

#define USE\_HAL\_IRDA\_REGISTER\_CALLBACKS OU /\* IRDA register callback disabled \*/

# 6.5.1.73 USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS

#define USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS OU /\* LPTIM register callback disabled \*/

# 6.5.1.74 USE\_HAL\_LTDC\_REGISTER\_CALLBACKS

#define USE\_HAL\_LTDC\_REGISTER\_CALLBACKS OU /\* LTDC register callback disabled \*/

# 6.5.1.75 USE\_HAL\_MMC\_REGISTER\_CALLBACKS

#define USE\_HAL\_MMC\_REGISTER\_CALLBACKS OU /\* MMC register callback disabled \*/

# 6.5.1.76 USE\_HAL\_NAND\_REGISTER\_CALLBACKS

#define USE\_HAL\_NAND\_REGISTER\_CALLBACKS OU /\* NAND register callback disabled \*/

# 6.5.1.77 USE\_HAL\_NOR\_REGISTER\_CALLBACKS

#define USE\_HAL\_NOR\_REGISTER\_CALLBACKS OU /\* NOR register callback disabled \*/

# 6.5.1.78 USE HAL PCCARD REGISTER CALLBACKS

#define USE\_HAL\_PCCARD\_REGISTER\_CALLBACKS OU /\* PCCARD register callback disabled \*/

#### 6.5.1.79 USE\_HAL\_PCD\_REGISTER\_CALLBACKS

 $\verb|#define USE_HAL_PCD_REGISTER_CALLBACKS OU /* PCD register callback disabled */$ 

# 6.5.1.80 USE\_HAL\_QSPI\_REGISTER\_CALLBACKS

#define USE\_HAL\_QSPI\_REGISTER\_CALLBACKS OU /\* QSPI register callback disabled \*/

# 6.5.1.81 USE\_HAL\_RNG\_REGISTER\_CALLBACKS

#define USE\_HAL\_RNG\_REGISTER\_CALLBACKS OU /\* RNG register callback disabled \*/

#### 6.5.1.82 USE HAL RTC REGISTER CALLBACKS

#define USE\_HAL\_RTC\_REGISTER\_CALLBACKS OU /\* RTC register callback disabled \*/

# 6.5.1.83 USE\_HAL\_SAI\_REGISTER\_CALLBACKS

#define USE\_HAL\_SAI\_REGISTER\_CALLBACKS 0U /\* SAI register callback disabled \*/

# 6.5.1.84 USE\_HAL\_SD\_REGISTER\_CALLBACKS

#define USE\_HAL\_SD\_REGISTER\_CALLBACKS OU /\* SD register callback disabled \*/

# 6.5.1.85 USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS

#define USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS OU /\* SDRAM register callback disabled \*/

# 6.5.1.86 USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS

 $\texttt{\#define USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS OU /* SMARTCARD register callback disabled */ SMARTCARD register callback dis$ 

# 6.5.1.87 USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS

#define USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS OU /\* SMBUS register callback disabled \*/

# 6.5.1.88 USE HAL SPDIFRX REGISTER CALLBACKS

#define USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS OU /\* SPDIFRX register callback disabled \*/

#### 6.5.1.89 USE\_HAL\_SPI\_REGISTER\_CALLBACKS

#define USE\_HAL\_SPI\_REGISTER\_CALLBACKS 0U /\* SPI register callback disabled \*/

# 6.5.1.90 USE\_HAL\_SRAM\_REGISTER\_CALLBACKS

#define USE\_HAL\_SRAM\_REGISTER\_CALLBACKS OU /\* SRAM register callback disabled \*/

# 6.5.1.91 USE\_HAL\_TIM\_REGISTER\_CALLBACKS

#define USE\_HAL\_TIM\_REGISTER\_CALLBACKS OU /\* TIM register callback disabled \*/

#### 6.5.1.92 USE HAL UART REGISTER CALLBACKS

#define USE\_HAL\_UART\_REGISTER\_CALLBACKS OU /\* UART register callback disabled \*/

# 6.5.1.93 USE\_HAL\_USART\_REGISTER\_CALLBACKS

#define USE\_HAL\_USART\_REGISTER\_CALLBACKS 0U /\* USART register callback disabled \*/

# 6.5.1.94 USE\_HAL\_WWDG\_REGISTER\_CALLBACKS

#define USE\_HAL\_WWDG\_REGISTER\_CALLBACKS OU /\* WWDG register callback disabled \*/

# 6.5.1.95 USE RTOS

#define USE RTOS OU

# 6.5.1.96 USE\_SPI\_CRC

#define USE\_SPI\_CRC 0U

# 6.5.1.97 VDD\_VALUE

```
#define VDD VALUE 3300U
```

This is the HAL system configuration section.

Value of VDD in mv

# 6.6 stm32f4xx hal conf.h

# Go to the documentation of this file.

```
00001 /* USER CODE BEGIN Header *,
00021 /* USER CODE END Header */
00023 /* Define to prevent recursive inclusion ------*/
00024 #ifndef __STM32F4xx_HAL_CONF_H
00025 #define __STM32F4xx_HAL_CONF_H
00026
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Exported types -------/
00032 /* Exported constants ------*
00033
00038 #define HAL_MODULE_ENABLED
00039
00040
       /* #define HAL_CRYP_MODULE_ENABLED */
00041 /* #define HAL_ADC_MODULE_ENABLED */
00042 /* #define HAL_CAN_MODULE_ENABLED */
00043 /* #define HAL_CRC_MODULE_ENABLED */
00044 /* #define HAL_CAN_LEGACY_MODULE_ENABLED */
00045 /* #define HAL_DAC_MODULE_ENABLED */
00046 /* #define HAL_DCMI_MODULE_ENABLED */
00047 /* #define HAL_DMA2D_MODULE_ENABLED */
00048 /* #define HAL_ETH_MODULE_ENABLED */
00049 /* #define HAL_ETH_LEGACY_MODULE_ENABLED */
00050 /* #define HAL_NAND_MODULE_ENABLED */
00051 /* #define HAL_NOR_MODULE_ENABLED */
00052 /* #define HAL_PCCARD_MODULE_ENABLED */
00053 /* #define HAL_SRAM_MODULE_ENABLED */
00054 /* #define HAL_SDRAM_MODULE_ENABLED */
00055 /* #define HAL_HASH_MODULE_ENABLED */
00056 /* #define HAL_I2C_MODULE_ENABLED */
00057 /* #define HAL_I2S_MODULE_ENABLED */
00058 /* #define HAL_IWDG_MODULE_ENABLED */
00059 /* #define HAL_LTDC_MODULE_ENABLED */
00060 /* #define HAL_RNG_MODULE_ENABLED */
00061 /* #define HAL_RTC_MODULE_ENABLED */
00062 /* #define HAL_SAI_MODULE_ENABLED */
00063 /* #define HAL_SD_MODULE_ENABLED */
00064 /* #define HAL_MMC_MODULE_ENABLED */
00065 #define HAL_SPI_MODULE_ENABLED
00066 /* #define HAL_TIM_MODULE_ENABLED */
00067 #define HAL_UART_MODULE_ENABLED
00068 /* #define HAL_USART_MODULE_ENABLED */
00069 /* #define HAL_IRDA_MODULE_ENABLED */
00070 /* #define HAL_SMARTCARD_MODULE_ENABLED */
00071 /* #define HAL_SMBUS_MODULE_ENABLED */
00072 /* #define HAL_WWDG_MODULE_ENABLED */
00073 /* #define HAL_PCD_MODULE_ENABLED */
00074 /* #define HAL_HCD_MODULE_ENABLED */
00075 /* #define HAL_DSI_MODULE_ENABLED */
00076 /* #define HAL_QSPI_MODULE_ENABLED */
00077 /* #define HAL_QSPI_MODULE_ENABLED */
00078 /* #define HAL_CEC_MODULE_ENABLED */
00079 /* #define HAL_FMPI2C_MODULE_ENABLED */
00080 /* #define HAL_FMPSMBUS_MODULE_ENABLED */
00081 /* #define HAL_SPDIFRX_MODULE_ENABLED */
00082 /* #define HAL_DFSDM_MODULE_ENABLED */
00083 /* #define HAL_LPTIM_MODULE_ENABLED */
00084 #define HAL_GPIO_MODULE_ENABLED
00085 #define HAL_EXTI_MODULE_ENABLED 00086 #define HAL_DMA_MODULE_ENABLED
00087 #define HAL_RCC_MODULE_ENABLED
00088 #define HAL_FLASH_MODULE_ENABLED
```

```
00089 #define HAL_PWR_MODULE_ENABLED
00090 #define HAL_CORTEX_MODULE_ENABLED
00091
00092 /* ################################ HSE/HSI Values adaptation ############################## */
00098 #if !defined (HSE_VALUE)
00099 #define HSE_VALUE 250
00100 #endif /* HSE_VALUE */
00101
00102 #if !defined (HSE_STARTUP_TIMEOUT)
00103 #define HSE_STARTUP_TIMEOUT
00104 #endif /* HSE_STARTUP_TIMEOUT */
00105
00111 #if !defined (HSI_VALUE)
00112 #define HSI_VALUE ((uint32_t)1600000U)
00113 #endif /* HSI_VALUE */
00114
00118 #if !defined (LSI_VALUE)
00119 #define LSI_VALUE 32000U
00120 #endif /* LSI_VALUE */
00126 #if !defined (LSE_VALUE)
00127 #define LSE_VALUE 32768U
00128 #endif /* LSE_VALUE */
00129
00130 #if !defined (LSE_STARTUP_TIMEOUT)
00131 #define LSE_STARTUP_TIMEOUT 50
                                         5000U
00132 #endif /* LSE_STARTUP_TIMEOUT */
00133
00139 #if !defined (EXTERNAL_CLOCK_VALUE)
00140 #define EXTERNAL_CLOCK_VALUE 12288000U
00141 #endif /* EXTERNAL_CLOCK_VALUE */
00142
00143 /\star Tip: To avoid modifying this file each time you need to use different HSE,
      === you can define the HSE value in your toolchain compiler preprocessor. */
00144
00145
00146 /* ########################## System Configuration ####################### */
                                    33000
00150 #define VDD_VALUE
00151 #define TICK_INT_PRIORITY
                                               150
00152 #define
                USE RTOS
00153 #define
               PREFETCH_ENABLE
                                               1U
00154 #define
                INSTRUCTION_CACHE_ENABLE
00155 #define DATA_CACHE_ENABLE
00156
00157 #define USE_HAL_ADC_REGISTER_CALLBACKS
                                                         OU /* ADC register callback disabled
00158 #define USE_HAL_CAN_REGISTER_CALLBACKS
                                                         OU /* CAN register callback disabled
                                                         OU /* CEC register callback disabled
                USE_HAL_CEC_REGISTER_CALLBACKS
00159 #define
00160 #define
                USE_HAL_CRYP_REGISTER_CALLBACKS
                                                         OU /* CRYP register callback disabled
00161 #define
               USE_HAL_DAC_REGISTER_CALLBACKS
                                                         OU /* DAC register callback disabled
00162 #define
                USE_HAL_DCMI_REGISTER_CALLBACKS
                                                         OU /* DCMI register callback disabled
                USE HAL DESDM REGISTER CALLBACKS
                                                         OU /\star DFSDM register callback disabled
00163 #define
                USE_HAL_DMA2D_REGISTER_CALLBACKS
                                                         OU /* DMA2D register callback disabled
00164 #define
                                                         OU /* DSI register callback disabled
00165 #define
                USE_HAL_DSI_REGISTER_CALLBACKS
00166 #define
                USE_HAL_ETH_REGISTER_CALLBACKS
                                                         OU /* ETH register callback disabled
00167 #define
                USE_HAL_HASH_REGISTER_CALLBACKS
                                                         {\tt OU} /* HASH register callback disabled
               USE_HAL_HCD_REGISTER_CALLBACKS
USE_HAL_12C_REGISTER_CALLBACKS
00168 #define
                                                         OU /* HCD register callback disabled
00169 #define
                                                         \mbox{OU} /* I2C register callback disabled
                USE_HAL_FMPI2C_REGISTER_CALLBACKS
                                                         OU /* FMPI2C register callback disabled
00170 #define
                USE_HAL_FMPSMBUS_REGISTER_CALLBACKS
                                                         OU /* FMPSMBUS register callback disabled
00171 #define
               USE_HAL_I2S_REGISTER_CALLBACKS
00172 #define
                                                         OU /* I2S register callback disabled
00173 #define
                USE_HAL_IRDA_REGISTER_CALLBACKS
                                                         OU /* IRDA register callback disabled
00174 #define
                USE_HAL_LPTIM_REGISTER_CALLBACKS
                                                         OU /* LPTIM register callback disabled
00175 #define
               USE HAL LTDC REGISTER CALLBACKS
                                                         OU /* LTDC register callback disabled
                USE_HAL_MMC_REGISTER_CALLBACKS
00176 #define
                                                         OU /* MMC register callback disabled
                                                         OU /* NAND register callback disabled
00177 #define
                USE_HAL_NAND_REGISTER_CALLBACKS
00178 #define
                USE_HAL_NOR_REGISTER_CALLBACKS
                                                         OU /* NOR register callback disabled
00179 #define
                USE_HAL_PCCARD_REGISTER_CALLBACKS
                                                         OU /* PCCARD register callback disabled
00180 #define
               USE_HAL_PCD_REGISTER_CALLBACKS
                                                         OU /* PCD register callback disabled
00181 #define
                USE_HAL_QSPI_REGISTER_CALLBACKS
                                                         OU /* OSPI register callback disabled
                                                         OU /* RNG register callback disabled
00182 #define
                USE HAL RNG REGISTER CALLBACKS
00183 #define
                USE_HAL_RTC_REGISTER_CALLBACKS
                                                         OU /* RTC register callback disabled
00184 #define
                USE_HAL_SAI_REGISTER_CALLBACKS
                                                         OU /* SAI register callback disabled
00185 #define
                USE_HAL_SD_REGISTER_CALLBACKS
                                                         OU /* SD register callback disabled
00186 #define
                USE_HAL_SMARTCARD_REGISTER_CALLBACKS
                                                         OU /\star SMARTCARD register callback disabled
00187 #define
                USE_HAL_SDRAM_REGISTER_CALLBACKS
                                                         OU /* SDRAM register callback disabled
               USE_HAL_SRAM_REGISTER_CALLBACKS
00188 #define
                                                         OU /* SRAM register callback disabled
                USE_HAL_SPDIFRX_REGISTER_CALLBACKS
                                                         OU /* SPDIFRX register callback disabled
00189 #define
               USE_HAL_SMBUS_REGISTER_CALLBACKS
00190 #define
                                                         OU /* SMBUS register callback disabled
                USE_HAL_SPI_REGISTER_CALLBACKS
                                                         OU /* SPI register callback disabled
00191 #define
00192 #define
               USE_HAL_TIM_REGISTER_CALLBACKS
                                                         OU /* TIM register callback disabled
00193 #define USE_HAL_UART_REGISTER_CALLBACKS 00194 #define USE_HAL_USART_REGISTER_CALLBACKS
                                                         OU /* UART register callback disabled
                                                         OU /* USART register callback disabled
                                                         OU /* WWDG register callback disabled
00195 #define USE HAL WWDG REGISTER CALLBACKS
00197 /* ######################### Assert Selection ############################# */
00202 /* #define USE_FULL_ASSERT
                                     1U */
00203
00204 /* ############### Ethernet peripheral configuration ################### */
00205
```

```
00206 /* Section 1 : Ethernet peripheral configuration */
00207
00208 /* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
00209 #define MAC_ADDR0
00210 #define MAC ADDR1
00211 #define MAC_ADDR2
00212 #define MAC_ADDR3
00213 #define MAC_ADDR4
00214 #define MAC_ADDR5
00215
00216 /* Definition of the Ethernet driver buffers size and count */
                                     ETH_MAX_PACKET_SIZE /* buffer size for receive ETH_MAX_PACKET_SIZE /* buffer size for transmit
00217 #define ETH_RX_BUF_SIZE
00218 #define ETH_TX_BUF_SIZE
                                                       /* 4 Rx buffers of size ETH_RX_BUF_SIZE */
00219 #define ETH_RXBUFNB
                                               4U
00220 #define ETH_TXBUFNB
                                               4U
                                                        /* 4 Tx buffers of size ETH_TX_BUF_SIZE */
00221
00222 /* Section 2: PHY configuration section */
00223
00224 /* DP83848_PHY_ADDRESS Address*/
00225 #define DP83848_PHY_ADDRESS
00226 /* PHY Reset delay these values are based on a 1 ms Systick interrupt*/
00227 #define PHY_RESET_DELAY
                                               0x000000FFU
00228 /* PHY Configuration delay */
                                                0x00000FFFU
00229 #define PHY CONFIG DELAY
00230
00231 #define PHY_READ_TO
                                                0x0000FFFFU
00232 #define PHY_WRITE_TO
                                                0x0000FFFFU
00233
00234 /* Section 3: Common PHY Registers */
00235
00236 #define PHY_BCR
                                                ((uint16_t)0x0000U)
00237 #define PHY_BSR
                                                ((uint16_t)0x0001U)
00239 #define PHY_RESET
                                                ((uint16_t)0x8000U)
00240 #define PHY_LOOPBACK
                                                ((uint16_t)0x4000U)
00241 #define PHY_FULLDUPLEX_100M
                                                ((uint16_t)0x2100U)
00242 #define PHY_HALFDUPLEX_100M
                                                ((uint16_t)0x2000U)
00243 #define PHY_FULLDUPLEX_10M
                                                ((uint16_t)0x0100U)
00244 #define PHY_HALFDUPLEX_10M
                                                ((uint16_t)0x0000U)
00245 #define PHY_AUTONEGOTIATION
                                                ((uint16_t)0x1000U)
00246 #define PHY_RESTART_AUTONEGOTIATION
                                                ((uint16_t)0x0200U)
00247 #define PHY_POWERDOWN
                                                ((uint16_t)0x0800U)
00248 #define PHY_ISOLATE
                                                ((uint16_t)0x0400U)
00250 #define PHY_AUTONEGO_COMPLETE
                                                ((uint16_t)0x0020U)
                                                ((uint16_t)0x0004U)
00251 #define PHY_LINKED_STATUS
00252 #define PHY_JABBER_DETECTION
                                                ((uint16_t)0x0002U)
00254 /* Section 4: Extended PHY Registers */
00255 #define PHY_SR
                                               ((uint16 t))
00257 #define PHY_SPEED_STATUS
00258 #define PHY_DUPLEX_STATUS
                                                ((uint16_t))
                                                ((uint16 t))
00260 /* ################# SPI peripheral configuration ####################### */
00262 /* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
00263 \star Activated: CRC code is present inside driver
00264 \star Deactivated: CRC code cleaned from driver
00265 */
00266
00267 #define USE_SPI_CRC
00268
00269 /* Includes ---
00274 #ifdef HAL_RCC_MODULE_ENABLED
00275 #include "stm32f4xx hal rcc.h"
00276 #endif /* HAL_RCC_MODULE_ENABLED */
00278 #ifdef HAL_GPIO_MODULE_ENABLED
00279
       #include "stm32f4xx_hal_gpio.h"
00280 #endif /* HAL_GPIO_MODULE_ENABLED */
00281
00282 #ifdef HAL_EXTI_MODULE_ENABLED
00283 #include "stm32f4xx_hal_exti.h"
00284 #endif /* HAL_EXTI_MODULE_ENABLED */
00285
00286 #ifdef HAL_DMA_MODULE_ENABLED
       #include "stm32f4xx_hal_dma.h"
00287
00288 #endif /* HAL_DMA_MODULE_ENABLED */
00289
00290 #ifdef HAL_CORTEX_MODULE_ENABLED
       #include "stm32f4xx_hal_cortex.h"
00291
00292 #endif /* HAL_CORTEX_MODULE_ENABLED */
00293
00294 #ifdef HAL ADC MODULE ENABLED
       #include "stm32f4xx_hal_adc.h"
00295
00296 #endif /* HAL_ADC_MODULE_ENABLED */
00297
00298 #ifdef HAL_CAN_MODULE_ENABLED
00299
       #include "stm32f4xx_hal_can.h"
00300 #endif /* HAL_CAN_MODULE_ENABLED */
00301
```


```
00302 #ifdef HAL_CAN_LEGACY_MODULE_ENABLED
        #include "stm32f4xx_hal_can_legacy.h"
00304 #endif /* HAL_CAN_LEGACY_MODULE_ENABLED */
00305
00306 #ifdef HAL_CRC_MODULE_ENABLED
00307 #include "stm32f4xx_hal_crc.h"
00308 #endif /* HAL_CRC_MODULE_ENABLED */
00309
00310 #ifdef HAL_CRYP_MODULE_ENABLED
00311 #include "stm32f4xx_hal_cryp.h"
00312 #endif /* HAL_CRYP_MODULE_ENABLED */
00313
00314 #ifdef HAL_DMA2D_MODULE_ENABLED
00315
        #include "stm32f4xx_hal_dma2d.h"
00316 #endif /* HAL_DMA2D_MODULE_ENABLED */
00317
00318 #ifdef HAL_DAC_MODULE_ENABLED 00319 #include "stm32f4xx_hal_dac.h"
00320 #endif /* HAL_DAC_MODULE_ENABLED */
00322 #ifdef HAL_DCMI_MODULE_ENABLED
        #include "stm32f4xx_hal_dcmi.h"
00323
00324 #endif /* HAL_DCMI_MODULE_ENABLED */
00325
00326 #ifdef HAL_ETH_MODULE_ENABLED
        #include "stm32f4xx_hal_eth.h"
00328 #endif /* HAL_ETH_MODULE_ENABLED */
00329
00330 #ifdef HAL_ETH_LEGACY_MODULE_ENABLED 00331 #include "stm32f4xx_hal_eth_legacy.h"
00332 #endif /* HAL ETH LEGACY MODULE ENABLED */
00333
00334 #ifdef HAL_FLASH_MODULE_ENABLED
00335
        #include "stm32f4xx_hal_flash.h"
00336 #endif /* HAL_FLASH_MODULE_ENABLED */
00337
00338 #ifdef HAL_SRAM_MODULE_ENABLED
00339 #include "stm32f4xx_hal_sram.h"
00340 #endif /* HAL_SRAM_MODULE_ENABLED */
00341
00342 #ifdef HAL_NOR_MODULE_ENABLED 00343 #include "stm32f4xx_hal_nor.h"
00344 #endif /* HAL_NOR_MODULE_ENABLED */
00345
00346 #ifdef HAL_NAND_MODULE_ENABLED
00347
        #include "stm32f4xx_hal_nand.h"
00348 #endif /* HAL_NAND_MODULE_ENABLED */
00349
00350 #ifdef HAL_PCCARD_MODULE_ENABLED
        #include "stm32f4xx_hal_pccard.h"
00351
00352 #endif /* HAL_PCCARD_MODULE_ENABLED */
00353
00354 #ifdef HAL_SDRAM_MODULE_ENABLED
00355
        #include "stm32f4xx_hal_sdram.h"
00356 #endif /* HAL_SDRAM_MODULE_ENABLED */
00357
00358 #ifdef HAL_HASH_MODULE_ENABLED
00359 #include "stm32f4xx_hal_hash.h"
00360 #endif /* HAL_HASH_MODULE_ENABLED */
00361
00362 #ifdef HAL_I2C_MODULE_ENABLED 00363 #include "stm32f4xx_hal_i2c.h"
00364 #endif /* HAL_I2C_MODULE_ENABLED */
00366 #ifdef HAL_SMBUS_MODULE_ENABLED
00367 #include "stm32f4xx_hal_smbus.h"
00368 #endif /* HAL_SMBUS_MODULE_ENABLED */
00369
00370 #ifdef HAL_I2S_MODULE_ENABLED
       #include "stm32f4xx_hal_i2s.h"
00372 #endif /* HAL_I2S_MODULE_ENABLED */
00373
00374 #ifdef HAL_IWDG_MODULE_ENABLED 00375 #include "stm32f4xx_hal_iwdg.h"
00376 #endif /* HAL_IWDG_MODULE_ENABLED */
00377
00378 #ifdef HAL_LTDC_MODULE_ENABLED
00379 #include "stm32f4xx_hal_ltdc.h"
00380 #endif /* HAL_LTDC_MODULE_ENABLED */
00381
00382 #ifdef HAL PWR MODULE ENABLED
00383 #include "stm32f4xx_hal_pwr.h"
00384 #endif /* HAL_PWR_MODULE_ENABLED */
00385
00386 #ifdef HAL_RNG_MODULE_ENABLED 00387 #include "stm32f4xx_hal_rng.h'
00388 #endif /* HAL_RNG_MODULE_ENABLED */
```

```
00389
00390 #ifdef HAL_RTC_MODULE_ENABLED
00391 #include "stm32f4xx_hal_rtc.h"
00392 #endif /* HAL_RTC_MODULE_ENABLED */
00393
00394 #ifdef HAL_SAI_MODULE_ENABLED
00395 #include "stm32f4xx_hal_sai.h"
00396 #endif /* HAL_SAI_MODULE_ENABLED */
00397
00398 #ifdef HAL_SD_MODULE_ENABLED 00399 #include "stm32f4xx_hal_sd.h"
00400 #endif /* HAL_SD_MODULE_ENABLED */
00401
00402 #ifdef HAL_SPI_MODULE_ENABLED
00403 #include "stm32f4xx_hal_spi.h"
00404 #endif /* HAL_SPI_MODULE_ENABLED */
00405
00406 #ifdef HAL_TIM_MODULE_ENABLED 00407 #include "stm32f4xx_hal_tim.h"
00408 #endif /* HAL_TIM_MODULE_ENABLED */
00409
00410 #ifdef HAL_UART_MODULE_ENABLED
00411 #include "stm32f4xx_hal_uart.h"
00412 #endif /* HAL_UART_MODULE_ENABLED */
00413
00414 #ifdef HAL_USART_MODULE_ENABLED
00415 #include "stm32f4xx_hal_usart.h"
00416 #endif /* HAL_USART_MODULE_ENABLED */
00417
00418 #ifdef HAL_IRDA_MODULE_ENABLED 00419 #include "stm32f4xx_hal_irda.h"
00420 #endif /* HAL_IRDA_MODULE_ENABLED */
00421
00422 #ifdef HAL_SMARTCARD_MODULE_ENABLED 00423 #include "stm32f4xx_hal_smartcard.h"
00424 #endif /* HAL_SMARTCARD_MODULE_ENABLED */
00425
00426 #ifdef HAL_WWDG_MODULE_ENABLED
        #include "stm32f4xx_hal_wwdg.h"
00428 #endif /* HAL_WWDG_MODULE_ENABLED */
00429
00430 #ifdef HAL_PCD_MODULE_ENABLED
00431 #include "stm32f4xx hal pcd.h"
00432 #endif /* HAL_PCD_MODULE_ENABLED */
00434 #ifdef HAL_HCD_MODULE_ENABLED
00435 #include "stm32f4xx_hal_hcd.h"
00436 #endif /* HAL_HCD_MODULE_ENABLED */
00437
00438 #ifdef HAL DSI MODULE ENABLED
00439 #include "stm32f4xx_hal_dsi.h"
00440 #endif /* HAL_DSI_MODULE_ENABLED */
00441
00442 #ifdef HAL_QSPI_MODULE_ENABLED 00443 #include "stm32f4xx_hal_qspi.h"
00444 #endif /* HAL_QSPI_MODULE_ENABLED */
00446 #ifdef HAL_CEC_MODULE_ENABLED
00447 #include "stm32f4xx_hal_cec.h"
00448 #endif /* HAL_CEC_MODULE_ENABLED */
00449
00450 #ifdef HAL_FMPI2C_MODULE_ENABLED
00451
       #include "stm32f4xx_hal_fmpi2c.h"
00452 #endif /* HAL_FMPI2C_MODULE_ENABLED */
00453
00454 #ifdef HAL_FMPSMBUS_MODULE_ENABLED 00455 #include "stm32f4xx_hal_fmpsmbus.h"
00456 #endif /* HAL_FMPSMBUS_MODULE_ENABLED */
00457
00458 #ifdef HAL_SPDIFRX_MODULE_ENABLED
00459 #include "stm32f4xx_hal_spdifrx.h"
00460 #endif /* HAL_SPDIFRX_MODULE_ENABLED */
00461
00462 #ifdef HAL_DFSDM_MODULE_ENABLED 00463 #include "stm32f4xx_hal_dfsdm.h
00464 #endif /* HAL_DFSDM_MODULE_ENABLED */
00465
00466 #ifdef HAL_LPTIM_MODULE_ENABLED 00467 #include "stm32f4xx_hal_lptim.h"
00468 #endif /* HAL_LPTIM_MODULE_ENABLED */
00469
00470 #ifdef HAL_MMC_MODULE_ENABLED
00471 #include "stm32f4xx_hal_mmc.h"
00472 #endif /* HAL_MMC_MODULE_ENABLED */
00473
00474 /* Exported macro ---
00475 #ifdef USE FULL ASSERT
```

# 6.7 stm32f4xx\_it.h File Reference

This file contains the headers of the interrupt handlers.

This graph shows which files directly or indirectly include this file:



#### **Functions**

void BusFault\_Handler (void)

This function handles Pre-fetch fault, memory access fault.

void DebugMon Handler (void)

This function handles Debug monitor.

void HardFault\_Handler (void)

This function handles Hard fault interrupt.

• void MemManage\_Handler (void)

This function handles Memory management fault.

void NMI\_Handler (void)

This function handles Non maskable interrupt.

• void PendSV\_Handler (void)

This function handles Pendable request for system service.

void SVC\_Handler (void)

This function handles System service call via SWI instruction.

void SysTick\_Handler (void)

This function handles System tick timer.

void UsageFault\_Handler (void)

This function handles Undefined instruction or illegal state.

# 6.7.1 Detailed Description

This file contains the headers of the interrupt handlers.

Attention

Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

# 6.7.2 Function Documentation

#### 6.7.2.1 BusFault Handler()

This function handles Pre-fetch fault, memory access fault.

#### 6.7.2.2 DebugMon\_Handler()

```
\begin{tabular}{ll} \beg
```

This function handles Debug monitor.

# 6.7.2.3 HardFault\_Handler()

This function handles Hard fault interrupt.

# 6.7.2.4 MemManage\_Handler()

This function handles Memory management fault.

# 6.7.2.5 NMI\_Handler()

```
void NMI_Handler (
     void )
```

This function handles Non maskable interrupt.

#### 6.7.2.6 PendSV\_Handler()

```
void PendSV_Handler (
     void )
```

This function handles Pendable request for system service.

#### 6.7.2.7 SVC Handler()

```
void SVC_Handler (
     void )
```

This function handles System service call via SWI instruction.

# 6.7.2.8 SysTick\_Handler()

This function handles System tick timer.

# 6.7.2.9 UsageFault\_Handler()

This function handles Undefined instruction or illegal state.

# 6.8 stm32f4xx\_it.h

#### Go to the documentation of this file.


```
00001 /* USER CODE BEGIN Header */
00018 /* USER CODE END Header */
00020 /\star Define to prevent recursive inclusion -----\star/
00021 #ifndef __STM32F4xx_IT_H
00022 #define __STM32F4xx_IT_H
00023
00024 #ifdef __cplusplus
00025 extern "C" {
00026 #endif
00027
00028 /* Private includes -----
00029 /* USER CODE BEGIN Includes */
00030
00031 /* USER CODE END Includes */
00032
00033 /* Exported types --
00034 /* USER CODE BEGIN ET */
00035
00036 /* USER CODE END ET */
00037
00038 /* Exported constants ---
00039 /* USER CODE BEGIN EC */
00040
00041 /* USER CODE END EC */
00042
00043 /* Exported macro -
00044 /* USER CODE BEGIN EM */
```

```
00046 /* USER CODE END EM */
00048 /* Exported functions prototypes --
00049 void NMI_Handler(void);
00050 void HardFault_Handler(void);
00051 void MemManage_Handler(void);
00052 void BusFault_Handler(void);
00053 void UsageFault_Handler(void);
00054 void SVC_Handler(void);
00055 void DebugMon_Handler(void);
00056 void PendSV_Handler(void);
00057 void SysTick_Handler(void);
00058 /* USER CODE BEGIN EFP */
00060 /* USER CODE END EFP */
00061
00062 #ifdef __cplusplus
00063
00064 #endif
00065
00066 #endif /* ___STM32F4xx_IT_H */
```

# 6.9 i3g4250d\_reg.c File Reference

I3G4250D driver file.

```
#include "i3g4250d_reg.h"
Include dependency graph for i3g4250d_reg.c:
```



#### **Functions**

- int32\_t i3g4250d\_angular\_rate\_raw\_get (const stmdev\_ctx\_t \*ctx, int16\_t \*val)
  - Angular rate sensor. The value is expressed as a 16-bit word in two's complement.[get].
- int32\_t i3g4250d\_boot\_get (const stmdev\_ctx\_t \*ctx, uint8\_t \*val)
  - Reboot memory content. Reload the calibration parameters.[get].
- int32\_t i3g4250d\_boot\_set (const stmdev\_ctx\_t \*ctx, uint8\_t val)
  - Reboot memory content. Reload the calibration parameters.[set].
- int32\_t i3g4250d\_data\_format\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_ble\_t \*val) Big/Little Endian data selection.[get].
- int32\_t i3g4250d\_data\_format\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_ble\_t val)

```
Big/Little Endian data selection.[set].
int32_t i3g4250d_data_rate_get (const stmdev_ctx_t *ctx, i3g4250d_dr_t *val)
     Accelerometer data rate selection.[get].

    int32 t i3g4250d data rate set (const stmdev ctx t *ctx, i3g4250d dr t val)

     Accelerometer data rate selection.[set].

    int32 t i3g4250d device id get (const stmdev ctx t *ctx, uint8 t *buff)

     Device Who aml.[get].

    int32 t i3g4250d fifo data level get (const stmdev ctx t *ctx, uint8 t *val)

     FIFO stored data level[get].
int32_t i3g4250d_fifo_empty_flag_get (const stmdev_ctx_t *ctx, uint8_t *val)
     FIFOemptybit.[get].

    int32_t i3g4250d_fifo_enable_get (const stmdev_ctx_t *ctx, uint8_t *val)

     FIFOenable.[get].
• int32_t i3g4250d_fifo_enable_set (const stmdev_ctx_t *ctx, uint8_t val)
     FIFOenable.[set].

    int32_t i3g4250d_fifo_mode_get (const stmdev_ctx_t *ctx, i3g4250d_fifo_mode_t *val)

     FIFO mode selection.[get].
int32_t i3g4250d_fifo_mode_set (const stmdev_ctx_t *ctx, i3g4250d_fifo_mode_t val)
     FIFO mode selection.[set].

    int32 t i3g4250d fifo ovr flag get (const stmdev ctx t *ctx, uint8 t *val)

      Overrun bit status.[get].

    int32 t i3g4250d fifo watermark get (const stmdev ctx t *ctx, uint8 t *val)

      FIFO watermark level selection.[get].

    int32_t i3g4250d_fifo_watermark_set (const stmdev_ctx_t *ctx, uint8_t val)

     FIFO watermark level selection.[set].
int32_t i3g4250d_fifo_wtm_flag_get (const stmdev_ctx_t *ctx, uint8_t *val)
      Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)
int32_t i3g4250d_filter_path_get (const stmdev_ctx_t *ctx, i3g4250d_out_sel_t *val)
     Out/FIFO selection path. [get].
• int32 t i3g4250d filter path internal_get (const stmdev_ctx_t *ctx, i3g4250d_int1_sel_t *val)
     Interrupt generator selection path.[get].

    int32 t i3g4250d filter path internal set (const stmdev ctx t *ctx, i3g4250d int1 sel t val)

     Interrupt generator selection path.[set].

    int32 t i3g4250d filter path set (const stmdev ctx t *ctx, i3g4250d out sel t val)

     Out/FIFO selection path. [set].
int32_t i3g4250d_flag_data_ready_get (const stmdev_ctx_t *ctx, uint8_t *val)
     Accelerometer new data available.[get].

    float ti3g4250d from fs245dps to mdps (int16 t lsb)

    float ti3g4250d from lsb to celsius (int16 t lsb)

int32_t i3g4250d_full_scale_get (const stmdev_ctx_t *ctx, i3g4250d_fs_t *val)
      Gyroscope full-scale selection.[get].
int32_t i3g4250d_full_scale_set (const stmdev_ctx_t *ctx, i3g4250d_fs_t val)
      Gyroscope full-scale selection.[set].
int32_t i3g4250d_hp_bandwidth_get (const stmdev_ctx_t *ctx, i3g4250d_hpcf_t *val)
     High-pass filter bandwidth selection.[get].
• int32 t i3g4250d hp bandwidth_set (const stmdev_ctx_t *ctx, i3g4250d_hpcf_t val)
     High-pass filter bandwidth selection.[set].

    int32 t i3g4250d hp mode get (const stmdev ctx t *ctx, i3g4250d hpm t *val)

     High-pass filter mode selection. [get].

    int32 t i3g4250d hp mode set (const stmdev ctx t *ctx, i3g4250d hpm t val)

     High-pass filter mode selection. [set].
```

```
    int32_t i3g4250d_hp_reference_value_get (const stmdev_ctx_t *ctx, uint8_t *val)

      Reference value for high-pass filter.[get].

    int32 t i3g4250d hp reference value set (const stmdev ctx t *ctx, uint8 t val)

      Reference value for high-pass filter.[set].
int32_t i3g4250d_int_notification_get (const stmdev_ctx_t *ctx, i3g4250d_lir_t *val)
     Latched/pulsed interrupt.[get].
• int32_t i3g4250d_int_notification_set (const stmdev_ctx_t *ctx, i3g4250d_lir_t val)
     Latched/pulsed interrupt.[set].

    int32_t i3g4250d_int_on_threshold_conf_get (const stmdev_ctx_t *ctx, i3g4250d_int1_cfg_t *val)

      Configure the interrupt threshold sign.[get].

    int32 ti3g4250d int on threshold conf set (const stmdev ctx t *ctx, i3g4250d int1 cfg t *val)

      Configure the interrupt threshold sign.[set].

    int32_t i3g4250d_int_on_threshold_dur_get (const stmdev_ctx_t *ctx, uint8_t *val)

     Durationvalue.[get].

    int32 t i3g4250d int on threshold dur set (const stmdev ctx t *ctx, uint8 t val)

     Durationvalue.[set].

    int32_t i3g4250d_int_on_threshold_mode_get (const stmdev_ctx_t *ctx, i3g4250d_and_or_t *val)

     AND/OR combination of interrupt events.[get].

    int32_t i3g4250d_int_on_threshold_mode_set (const stmdev_ctx_t *ctx, i3g4250d_and_or_t val)

     AND/OR combination of interrupt events.[set].
int32_t i3g4250d_int_on_threshold_src_get (const stmdev_ctx_t *ctx, i3g4250d_int1_src_t *val)
     int on threshold src: [get]
• int32 t i3g4250d int x threshold get (const stmdev ctx t *ctx, uint16 t *val)
     Interrupt threshold on X.[get].
int32_t i3g4250d_int_x_threshold_set (const stmdev_ctx_t *ctx, uint16_t val)
     Interrupt threshold on X.[set].
int32_t i3g4250d_int_y_threshold_get (const stmdev_ctx_t *ctx, uint16_t *val)
     Interrupt threshold on Y.[get].
int32_t i3g4250d_int_y_threshold_set (const stmdev_ctx_t *ctx, uint16_t val)
     Interrupt threshold on Y.[set].
int32_t i3g4250d_int_z_threshold_get (const stmdev_ctx_t *ctx, uint16_t *val)
     Interrupt threshold on Z.[get].
int32_t i3g4250d_int_z_threshold_set (const stmdev_ctx_t *ctx, uint16_t val)
     Interrupt threshold on Z.[set].
int32_t i3g4250d_lp_bandwidth_get (const stmdev_ctx_t *ctx, i3g4250d_bw_t *val)
     Lowpass filter bandwidth selection.[get].

    int32 t i3g4250d lp bandwidth set (const stmdev ctx t *ctx, i3g4250d bw t val)

     Lowpass filter bandwidth selection.[set].

    int32_t i3g4250d_pin_int1_route_get (const stmdev_ctx_t *ctx, i3g4250d_int1_route_t *val)

     Select the signal that need to route on int1 pad.[get].

    int32 t i3g4250d pin int1 route set (const stmdev ctx t *ctx, i3g4250d int1 route t val)

      Select the signal that need to route on int1 pad.[set].
int32_t i3g4250d_pin_int2_route_get (const stmdev_ctx_t *ctx, i3g4250d_int2_route_t *val)
      Select the signal that need to route on int2 pad.[get].
• int32 t i3g4250d pin int2 route set (const stmdev ctx t *ctx, i3g4250d int2 route t val)
     Select the signal that need to route on int2 pad.[set].
int32_t i3g4250d_pin_mode_get (const stmdev_ctx_t *ctx, i3g4250d_pp_od_t *val)
     Push-pull/open drain selection on interrupt pads.[get].

    int32 t i3g4250d pin mode set (const stmdev ctx t *ctx, i3g4250d pp od t val)

      Push-pull/open drain selection on interrupt pads.[set].

    int32_t i3g4250d_pin_polarity_get (const stmdev_ctx_t *ctx, i3g4250d_h_lactive_t *val)
```

Pin active-high/low.[get].

• int32\_t i3g4250d\_pin\_polarity\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_h\_lactive\_t val)

Pin active-high/low.[set].

• int32\_t \_\_weak i3g4250d\_read\_reg (const stmdev\_ctx\_t \*ctx, uint8\_t reg, uint8\_t \*data, uint16\_t len)

Read generic device register.

• int32\_t i3g4250d\_self\_test\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_st\_t \*val)

Angular rate sensor self-test enable. [get].

int32\_t i3g4250d\_self\_test\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_st\_t val)

Angular rate sensor self-test enable. [set].

• int32\_t i3g4250d\_spi\_mode\_get (const stmdev\_ctx\_t \*ctx, i3g4250d\_sim\_t \*val)

SPI Serial Interface Mode selection.[get].

int32\_t i3g4250d\_spi\_mode\_set (const stmdev\_ctx\_t \*ctx, i3g4250d\_sim\_t val)

SPI Serial Interface Mode selection.[set].

• int32 ti3g4250d status reg get (const stmdev ctx t \*ctx, i3g4250d status reg t \*val)

The STATUS\_REG register is read by the primary interface.[get].

int32 t i3g4250d temperature raw get (const stmdev ctx t \*ctx, uint8 t \*buff)

Temperature data.[get].

• int32\_t \_\_weak i3g4250d\_write\_reg (const stmdev\_ctx\_t \*ctx, uint8\_t reg, uint8\_t \*data, uint16\_t len) Write generic device register.

# 6.9.1 Detailed Description

I3G4250D driver file.

Author

Sensors Software Solution Team

Attention

© Copyright (c) 2021 STMicroelectronics. All rights reserved.


This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause

6.10 main.c File Reference 207

# 6.10 main.c File Reference

# : Main program body

```
#include "main.h"
#include <string.h>
#include <stdio.h>
#include "i3g4250d_reg.h"
#include "stm32f4xx_hal.h"
Include dependency graph for main.c:
```



#### **Macros**

• #define BOOT\_TIME 10

# **Functions**

• int main (void)

The application entry point.

void SystemClock\_Config (void)

#### **Variables**

- SPI\_HandleTypeDef hspi1
- UART\_HandleTypeDef huart2

# 6.10.1 Detailed Description

: Main program body

Attention

Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

# 6.10.2 Macro Definition Documentation

# #define BOOT\_TIME #define BOOT\_TIME 10 6.10.3 Function Documentation 6.10.3.1 main() int main ( void ) The application entry point. Return values int

Configure the main internal regulator output voltage

Initializes the RCC Oscillators according to the specified parameters in the RCC\_OscInitTypeDef structure.

Activate the Over-Drive mode

System Clock Configuration

Return values

None

Initializes the CPU, AHB and APB buses clocks

SPI1 Initialization Function

**Parameters** 

None

Return values

None

**USART2** Initialization Function

**Parameters** 

None

6.10 main.c File Reference 209

Reti	ırn	va	HIPS

#### **GPIO** Initialization Function

#### **Parameters**

#### Return values

Writes data to a specified register of the Gyro.

Sends register address followed by the data to be written. The SPI write operation is executed by setting RW bit to 0 as per the datasheet.

#### **Parameters**

in	handle	SPI handle to use for communication.
in	reg	Register address to which data needs to be written.
in	bufp	Pointer to the data buffer to be written.
in	len	Length of the data buffer in bytes.

# Returns

int32\_t 0 on success, error code otherwise.

Reads data from a specified register of the Gyro device.

This function communicates with the device over SPI, sending the register address and then receiving the data from the device. The SPI read operation is executed by setting the RW bit to 1 as per the datasheet. The CS pin is used to select the device, and SPI transactions are done with the SPI handle.

#### **Parameters**

in	handle	SPI handle to use for communication.
in	reg	Register address from which data needs to be read.
out	bufp	Pointer to the buffer where the read data will be stored.
in	len	Length of the data buffer in bytes to be read.

# Returns

int32\_t 0 on success, error code otherwise.


This function is executed in case of error occurrence.

#### Return values



References BOOT\_TIME, Error\_Handler(), GYRO\_CS\_OUT\_GPIO\_Port, GYRO\_CS\_OUT\_Pin, stmdev\_ctx\_t::handle, hspi1, huart2, i3g4250d\_angular\_rate\_raw\_get(), i3g4250d\_data\_rate\_set(), i3g4250d\_device\_id\_get(), i3g4250d\_filter\_path\_set(), i3g4250d\_flag\_data\_ready\_get(), i3g4250d\_from\_fs245dps\_to\_mdps(), i3g4250d\_hp\_bandwidth\_set(), i3g4250D\_HP\_LEVEL\_3, i3g4250D\_ID, i3g4250D\_LPF1\_HP\_ON\_OUT, i3g4250D\_ODR\_100Hz, stmdev\_ctx\_t::mdelay, stmdev\_ctx\_t::read\_reg, SystemClock\_Config(), and stmdev\_ctx\_t::write\_reg.

Here is the call graph for this function:




# 6.10.3.2 SystemClock\_Config()

```
void SystemClock_Config (
     void )
```

Referenced by main().

Here is the caller graph for this function:



# 6.10.4 Variable Documentation

#### 6.10.4.1 hspi1

SPI\_HandleTypeDef hspi1

Referenced by main().

#### 6.10.4.2 huart2

UART\_HandleTypeDef huart2


Referenced by main().

# 6.11 stm32f4xx\_hal\_msp.c File Reference

This file provides code for the MSP Initialization and de-Initialization codes.

#include "main.h"

Include dependency graph for stm32f4xx\_hal\_msp.c:



#### **Functions**

- void HAL\_MspInit (void)
- void HAL\_SPI\_MspDeInit (SPI\_HandleTypeDef \*hspi)

SPI MSP De-Initialization This function freeze the hardware resources used in this example.

void HAL\_SPI\_MspInit (SPI\_HandleTypeDef \*hspi)

SPI MSP Initialization This function configures the hardware resources used in this example.

void HAL UART MspDeInit (UART HandleTypeDef \*huart)

UART MSP De-Initialization This function freeze the hardware resources used in this example.

void HAL\_UART\_MspInit (UART\_HandleTypeDef \*huart)

UART MSP Initialization This function configures the hardware resources used in this example.

# 6.11.1 Detailed Description

This file provides code for the MSP Initialization and de-Initialization codes.

Attention

Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

#### 6.11.2 Function Documentation

#### 6.11.2.1 **HAL\_MspInit()**

```
void HAL_MspInit (
```

Initializes the Global MSP.

# 6.11.2.2 HAL\_SPI\_MspDeInit()

SPI MSP De-Initialization This function freeze the hardware resources used in this example.

#### **Parameters**

hspi	SPI handle pointer

# Return values

None

SPI1 GPIO Configuration PA5 ----> SPI1\_SCK PA6 ----> SPI1\_MISO PA7 ----> SPI1\_MOSI

# 6.11.2.3 HAL\_SPI\_MspInit()

SPI MSP Initialization This function configures the hardware resources used in this example.

#### **Parameters**

hspi SPI handle pointer

#### Return values

None

SPI1 GPIO Configuration PA5 -----> SPI1\_SCK PA6 ----> SPI1\_MISO PA7 ----> SPI1\_MOSI

# 6.11.2.4 HAL\_UART\_MspDeInit()

UART MSP De-Initialization This function freeze the hardware resources used in this example.

#### **Parameters**

huart UART handle pointer

#### **Return values**

None

USART2 GPIO Configuration PA2 ----> USART2\_TX PA3 ----> USART2\_RX

# 6.11.2.5 HAL\_UART\_MspInit()

UART MSP Initialization This function configures the hardware resources used in this example.

#### **Parameters**

huart UART handle pointer

#### Return values


None

USART2 GPIO Configuration PA2 ----> USART2\_TX PA3 ----> USART2\_RX

# 6.12 stm32f4xx it.c File Reference

Interrupt Service Routines.

```
#include "main.h"
#include "stm32f4xx_it.h"
Include dependency graph for stm32f4xx_it.c:
```



# **Functions**

void BusFault\_Handler (void)

This function handles Pre-fetch fault, memory access fault.

• void DebugMon\_Handler (void)

This function handles Debug monitor.

void HardFault\_Handler (void)

This function handles Hard fault interrupt.

void MemManage Handler (void)

This function handles Memory management fault.

void NMI\_Handler (void)

This function handles Non maskable interrupt.

void PendSV\_Handler (void)

This function handles Pendable request for system service.

void SVC\_Handler (void)

This function handles System service call via SWI instruction.

void SysTick\_Handler (void)

This function handles System tick timer.

void UsageFault\_Handler (void)

This function handles Undefined instruction or illegal state.

# 6.12.1 Detailed Description

Interrupt Service Routines.

Attention

Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

#### 6.12.2 Function Documentation

#### 6.12.2.1 BusFault Handler()

This function handles Pre-fetch fault, memory access fault.

# 6.12.2.2 DebugMon\_Handler()

```
void DebugMon_Handler (
     void )
```

This function handles Debug monitor.

# 6.12.2.3 HardFault\_Handler()

This function handles Hard fault interrupt.

# 6.12.2.4 MemManage\_Handler()

This function handles Memory management fault.

# 6.12.2.5 NMI\_Handler()

```
void NMI_Handler (
     void )
```

This function handles Non maskable interrupt.

# 6.12.2.6 PendSV\_Handler()

```
void PendSV_Handler (
     void )
```

This function handles Pendable request for system service.

# 6.12.2.7 SVC\_Handler()

```
void SVC_Handler (
     void )
```

This function handles System service call via SWI instruction.

# 6.12.2.8 SysTick\_Handler()

This function handles System tick timer.

#### 6.12.2.9 UsageFault\_Handler()


This function handles Undefined instruction or illegal state.

# 6.13 syscalls.c File Reference

STM32CubeIDE Minimal System calls file.

```
#include <sys/stat.h>
#include <stdlib.h>
#include <errno.h>
#include <stdio.h>
#include <signal.h>
#include <time.h>
#include <sys/time.h>
#include <sys/times.h>
```

Include dependency graph for syscalls.c:



#### **Functions**

```
__attribute__ ((weak))
int __io_getchar (void)
• int io putchar (int ch) attribute ((weak))
• int _close (int file)

    int _execve (char *name, char **argv, char **env)

    void <u>exit</u> (int status)

int _fork (void)
• int fstat (int file, struct stat *st)

    int _getpid (void)

• int _isatty (int file)

    int _kill (int pid, int sig)

• int _link (char *old, char *new)
• int _lseek (int file, int ptr, int dir)
• int _open (char *path, int flags,...)
• int _stat (char *file, struct stat *st)
• int _times (struct tms *buf)
• int _unlink (char *name)
```

#### **Variables**

char \*\* environ = \_\_env

• int \_wait (int \*status)

· void initialise\_monitor\_handles ()

# 6.13.1 Detailed Description

STM32CubeIDE Minimal System calls file.

**Author** 

# Auto-generated by STM32CubeIDE

For more information about which c-functions need which of these lowlevel functions please consult the Newlib libc-manual

Attention

Copyright (c) 2020-2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

# 6.13.2 Function Documentation

# 6.13.2.1 \_\_attribute\_\_()

References \_\_io\_getchar().

Here is the call graph for this function:



# 6.13.2.2 \_\_io\_getchar()

Referenced by \_\_attribute\_\_().

Here is the caller graph for this function:



# 6.13.2.3 \_\_io\_putchar()

```
int _{io}putchar ( int _{ch} ) [extern]
```

# 6.13.2.4 \_close()

# 6.13.2.5 \_execve()

# 6.13.2.6 \_exit()

References \_kill().

Here is the call graph for this function:



# 6.13.2.7 \_fork()

```
int _fork (
     void )
```

# 6.13.2.8 \_fstat()

# 6.13.2.9 \_getpid()

```
int _getpid (
          void )
```

# 6.13.2.10 \_isatty()

```
int _isatty (
          int file )
```

# 6.13.2.11 \_kill()

```
int _kill ( \inf \ pid, \inf \ sig )
```

Referenced by \_exit().

Here is the caller graph for this function:



# 6.13.2.12 \_link()

```
int _link ( \label{char} \mbox{char} \ * \ old, \\ \mbox{char} \ * \ new \ )
```

# 6.13.2.13 \_lseek()

# 6.13.2.14 \_open()

# 6.13.2.15 \_stat()

```
int _stat ( \label{eq:char} \mbox{char } * \mbox{ \it file,} \\ \mbox{struct stat } * \mbox{ \it st } \mbox{)}
```

# 6.13.2.16 \_times()

```
int _times ( struct \ tms \ * \ buf \ )
```

# 6.13.2.17 \_unlink()

# 6.13.2.18 \_wait()

# 6.13.2.19 initialise\_monitor\_handles()

```
void initialise_monitor_handles ( )
```

# 6.13.3 Variable Documentation


#### 6.13.3.1 environ

```
char** environ = __env
```

# 6.14 sysmem.c File Reference

STM32CubeIDE System Memory calls file.

```
#include <errno.h>
#include <stdint.h>
Include dependency graph for sysmem.c:
```



# **Functions**

void \* \_sbrk (ptrdiff\_t incr)

\_sbrk() allocates memory to the newlib heap and is used by malloc and others from the C library

# 6.14.1 Detailed Description

STM32CubeIDE System Memory calls file.

**Author** 

#### Generated by STM32CubeIDE

```
For more information about which C functions need which of these lowlevel functions please consult the newlib libc manual
```

Attention

Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

#### 6.14.2 Function Documentation

#### 6.14.2.1 sbrk()

\_sbrk() allocates memory to the newlib heap and is used by malloc and others from the C library

This implementation starts allocating at the '\_end' linker symbol The '\_Min\_Stack\_Size' linker symbol reserves a memory for the MSP stack The implementation considers '\_estack' linker symbol to be RAM end NOTE: If the MSP stack, at any point during execution, grows larger than the reserved size, please increase the '\_Min\_Stack\_Size'.

#### **Parameters**

incr | Memory size


Returns

Pointer to allocated memory

# 6.15 system\_stm32f4xx.c File Reference

CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.

#include "stm32f4xx.h"
Include dependency graph for system\_stm32f4xx.c:



#### Macros

- #define HSE VALUE ((uint32 t)25000000)
- #define HSI VALUE ((uint32 t)16000000)

#### **Functions**

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

void SystemInit (void)

Setup the microcontroller system Initialize the FPU setting, vector table location and External memory configuration.

#### **Variables**

- const uint8\_t AHBPrescTable [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}
- const uint8 t APBPrescTable [8] = {0, 0, 0, 0, 0, 1, 2, 3, 4}
- uint32\_t SystemCoreClock = 16000000

# 6.15.1 Detailed Description

CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.

**Author** 

MCD Application Team

This file provides two functions and one global variable to be called from user application:

- SystemInit(): This function is called at startup just after reset and before branch to main program. This call is made inside the "startup\_stm32f4xx.s" file.
- SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.
- SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.

Attention

Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

# Index

attribute	APBPrescTable
syscalls.c, 218	STM32F4xx_System_Private_Variables, 136
io_getchar	assert_param
syscalls.c, 218	stm32f4xx_hal_conf.h, 183
io_putchar	
syscalls.c, 218	bit0
weak	bitwise_t, 141
 I3G4250D, 14	bit1
close	bitwise_t, 141
syscalls.c, 218	bit2
execve	bitwise_t, 141
syscalls.c, 218	bit3
_exit	bitwise_t, 141
syscalls.c, 219	bit4
_fork	bitwise_t, 142
syscalls.c, 219	bit5
_fstat	bitwise t, 142
syscalls.c, 219	bit6
_getpid	bitwise t, 142
syscalls.c, 219	bit7
_isatty	bitwise_t, 142
syscalls.c, 219	bitwise
_kill	i3g4250d_reg_t, 159
syscalls.c, 219	bitwise_t, 141
link	bit0, 141
<del>-</del>	bit1, 141
syscalls.c, 220	bit2, 141
_lseek	bit3, 141
syscalls.c, 220	bit4, 142
_open	bit5, 142
syscalls.c, 220	bit6, 142
_sbrk	bit7, 142
sysmem.c, 222	ble
_stat	i3g4250d_ctrl_reg4_t, 145
syscalls.c, 220	boot
_times	i3g4250d_ctrl_reg5_t, 147
syscalls.c, 220	BOOT TIME
_unlink	main.c, 208
syscalls.c, 220	BusFault Handler
_wait	stm32f4xx_it.c, 215
syscalls.c, 221	
_xor	stm32f4xx_it.h, 201
i3g4250d_status_reg_t, 161	bw i3g4250d ctrl reg1 t, 142
addraga	
address	byte :324250d rog t 150
ucf_line_t, 163	i3g4250d_reg_t, 159
address-data structure definition, 130	CMSIS, 133
AHBPrescTable	ctrl_reg1
STM32F4xx_System_Private_Variables, 136	
and_or	i3g4250d_reg_t, 159
i3g4250d_int1_cfg_t, 149	ctrl_reg2

i3g4250d_reg_t, 159 ctrl_reg3	fss i3g4250d_fifo_src_reg_t, 148
i3g4250d_reg_t, 159 ctrl_reg4	GYRO_CS_OUT_GPIO_Port
i3g4250d_reg_t, 159	main.h, 180
ctrl_reg5	GYRO_CS_OUT_Pin
i3g4250d_reg_t, 159	main.h, 180
d	h_lactive
i3g4250d_int1_duration_t, 150	i3g4250d_ctrl_reg3_t, 144
data	HAL_CORTEX_MODULE_ENABLED
ucf_line_t, 163	stm32f4xx_hal_conf.h, 184
DATA_CACHE_ENABLE	HAL_DMA_MODULE_ENABLED
stm32f4xx_hal_conf.h, 183	stm32f4xx_hal_conf.h, 184 HAL EXTI MODULE ENABLED
DebugMon_Handler	stm32f4xx_hal_conf.h, 184
stm32f4xx_it.c, 215	HAL_FLASH_MODULE_ENABLED
stm32f4xx_it.h, 201	stm32f4xx_hal_conf.h, 185
definitions, 128 DRV_BIG_ENDIAN, 128	HAL GPIO MODULE ENABLED
DRV_BYTE_ORDER, 128	stm32f4xx hal conf.h, 185
DRV_LITTLE_ENDIAN, 129	HAL MODULE ENABLED
DP83848_PHY_ADDRESS	stm32f4xx_hal_conf.h, 185
stm32f4xx hal conf.h, 184	HAL MspInit
dr	stm32f4xx_hal_msp.c, 212
i3g4250d_ctrl_reg1_t, 142	HAL_PWR_MODULE_ENABLED
DRV BIG ENDIAN	stm32f4xx_hal_conf.h, 185
definitions, 128	HAL_RCC_MODULE_ENABLED
DRV_BYTE_ORDER	stm32f4xx_hal_conf.h, 185
definitions, 128	HAL_SPI_MODULE_ENABLED
DRV_LITTLE_ENDIAN	stm32f4xx_hal_conf.h, 185
definitions, 129	HAL_SPI_MspDeInit
	stm32f4xx_hal_msp.c, 212
empty	HAL_SPI_MspInit
i3g4250d_fifo_src_reg_t, 148	stm32f4xx_hal_msp.c, 213
environ	HAL_UART_MODULE_ENABLED
syscalls.c, 221 Error Handler	stm32f4xx_hal_conf.h, 185 HAL_UART_MspDeInit
main.h, 180	stm32f4xx_hal_msp.c, 213
ETH_RX_BUF_SIZE	HAL UART MspInit
stm32f4xx_hal_conf.h, 184	stm32f4xx hal msp.c, 213
ETH RXBUFNB	handle
stm32f4xx_hal_conf.h, 184	stmdev_ctx_t, 162
ETH_TX_BUF_SIZE	HardFault_Handler
stm32f4xx_hal_conf.h, 184	stm32f4xx_it.c, 215
ETH_TXBUFNB	stm32f4xx_it.h, 201
stm32f4xx_hal_conf.h, 184	hpcf
EXTERNAL_CLOCK_VALUE	i3g4250d_ctrl_reg2_t, 143
stm32f4xx_hal_conf.h, 184	hpen
	i3g4250d_ctrl_reg5_t, 147
fifo_ctrl_reg	hpm
i3g4250d_reg_t, 159	i3g4250d_ctrl_reg2_t, 143
fifo_en	HSE_STARTUP_TIMEOUT
i3g4250d_ctrl_reg5_t, 147	stm32f4xx_hal_conf.h, 185
fifo_src_reg	HSE_VALUE
i3g4250d_reg_t, 160	stm32f4xx_hal_conf.h, 185
fm i3g4250d_fifo_ctrl_reg_t, 148	STM32F4xx_System_Private_Includes, 135
15g4250d_1110_cti1_teg_t, 146	HSI_VALUE
i3g4250d_ctrl_reg4_t, 145	stm32f4xx_hal_conf.h, 186
.59 12554_511_159 1_1, 1 10	STM32F4xx_System_Private_Includes, 135

hspi1	I3G4250D_FIFO_BYPASS_MODE, 17
main.c, 211	I3G4250D_FIFO_CTRL_REG, 14
huart2	i3g4250d_fifo_data_level_get, 27
main.c, 211	i3g4250d_fifo_empty_flag_get, 28
	i3g4250d_fifo_enable_get, 28
i1_boot	i3g4250d_fifo_enable_set, 29
i3g4250d_ctrl_reg3_t, 144	I3G4250D_FIFO_MODE, 17
i3g4250d_int1_route_t, 151	i3g4250d_fifo_mode_get, 30
i1_int1	i3g4250d_fifo_mode_set, 30
i3g4250d_ctrl_reg3_t, 144	i3g4250d_fifo_mode_t, 17
i3g4250d_int1_route_t, 151	i3g4250d_fifo_ovr_flag_get, 32
i2_drdy	I3G4250D_FIFO_SRC_REG, 14
i3g4250d_ctrl_reg3_t, 144	I3G4250D_FIFO_STREAM_MODE, 17
i3g4250d_int2_route_t, 156	i3g4250d_fifo_watermark_get, 33
i2_empty	i3g4250d_fifo_watermark_set, 33
i3g4250d_ctrl_reg3_t, 144	i3g4250d_fifo_wtm_flag_get, 34
i3g4250d_int2_route_t, 156	i3g4250d filter path get, 35
i2_orun	i3g4250d_filter_path_internal_get, 35
i3g4250d_ctrl_reg3_t, 144	i3g4250d_filter_path_internal_set, 36
i3g4250d_int2_route_t, 156	i3g4250d_filter_path_set, 37
i2_wtm	i3g4250d_flag_data_ready_get, 38
i3g4250d_ctrl_reg3_t, 145	i3g4250d from fs245dps to mdps, 39
i3g4250d_int2_route_t, 156	i3g4250d_from_lsb_to_celsius, 39
I3G4250D, 7	i3g4250d_fs_t, 17
weak, 14	i3g4250d_full_scale_get, 39
I3G4250D_2000dps, 18	i3g4250d_full_scale_set, 40
I3G4250D_245dps, 18	I3G4250D_GY_ST_DISABLE, 20
I3G4250D_500dps, 18	I3G4250D_GY_ST_NEGATIVE, 20
I3G4250D_ACTIVE_HIGH, 18	I3G4250D_GY_ST_POSITIVE, 20
I3G4250D_ACTIVE_LOW, 18	i3g4250d_h_lactive_t, 18
i3g4250d_and_or_t, 16	
i3g4250d_angular_rate_raw_get, 20	I3G4250D_HP_AUTO_RESET_ON_INT, 19
I3G4250D_AUX_LSB_AT_LOW_ADD, 17	i3g4250d_hp_bandwidth_get, 40
I3G4250D_AUX_MSB_AT_LOW_ADD, 17	i3g4250d_hp_bandwidth_set, 41
i3g4250d_axis_x_data_get, 21	I3G4250D_HP_LEVEL_0, 18
i3g4250d_axis_x_data_set, 21	I3G4250D_HP_LEVEL_1, 18
i3g4250d_axis_y_data_get, 21	I3G4250D_HP_LEVEL_2, 18
i3g4250d axis y data set, 21	I3G4250D_HP_LEVEL_3, 18
i3g4250d_axis_y_data_set, 21	I3G4250D_HP_LEVEL_4, 18
i3g4250d_axis_z_data_set, 22	I3G4250D_HP_LEVEL_5, 18
i3g4250d ble t, 16	I3G4250D_HP_LEVEL_6, 18
<b>-</b> ·	I3G4250D_HP_LEVEL_7, 18
i3g4250d_boot_get, 22	I3G4250D_HP_LEVEL_8, 18
i3g4250d_boot_set, 22	I3G4250D_HP_LEVEL_9, 18
i3g4250d_bw_t, 17	i3g4250d_hp_mode_get, 42
I3G4250D_CTRL_REG1, 14	i3g4250d_hp_mode_set, 43
I3G4250D_CTRL_REG2, 14	I3G4250D_HP_NORMAL_MODE, 19
I3G4250D_CTRL_REG3, 14	I3G4250D_HP_NORMAL_MODE_WITH_RST, 19
I3G4250D_CTRL_REG4, 14	I3G4250D_HP_REFERENCE_SIGNAL, 19
I3G4250D_CTRL_REG5, 14	i3g4250d_hp_reference_value_get, 43
I3G4250D_CUT_OFF_HIGH, 17	i3g4250d_hp_reference_value_set, 45
I3G4250D_CUT_OFF_LOW, 17	i3g4250d_hpcf_t, 18
I3G4250D_CUT_OFF_MEDIUM, 17	i3g4250d_hpm_t, 18
I3G4250D_CUT_OFF_VERY_HIGH, 17	I3G4250D_INT1_CFG, 14
i3g4250d_data_format_get, 23	I3G4250D_INT1_DURATION, 14
i3g4250d_data_format_set, 24	I3G4250D_INT1_ON_TH_AND, 16
i3g4250d_data_rate_get, 24	I3G4250D_INT1_ON_TH_OR, 16
i3g4250d_data_rate_set, 25	i3g4250d_int1_sel_t, 19
i3g4250d_device_id_get, 26	I3G4250D_INT1_SRC, 14
i3g4250d_dr_t, 17	<u> </u>

I3G4250D_INT1_TSH_XH, 15	I3G4250D_PUSH_PULL, 20
I3G4250D_INT1_TSH_XL, 15	i3g4250d_read_reg, 64
I3G4250D_INT1_TSH_YH, 15	I3G4250D_REFERENCE, 16
I3G4250D_INT1_TSH_YL, 15	i3g4250d_self_test_get, 65
I3G4250D_INT1_TSH_ZH, 15	i3g4250d_self_test_set, 66
I3G4250D_INT1_TSH_ZL, 15	i3g4250d_sim_t, 20
I3G4250D_INT_LATCHED, 19	I3G4250D_SPI_3_WIRE, 20
i3g4250d_int_notification_get, 46	I3G4250D_SPI_4_WIRE, 20
i3g4250d_int_notification_set, 46	i3g4250d_spi_mode_get, 66
i3g4250d_int_on_threshold_conf_get, 48	i3g4250d_spi_mode_set, 67
i3g4250d_int_on_threshold_conf_set, 49	i3g4250d_st_t, <mark>20</mark>
i3g4250d_int_on_threshold_dur_get, 49	I3G4250D_STATUS_REG, 16
i3g4250d_int_on_threshold_dur_set, 50	i3g4250d_status_reg_get, 68
i3g4250d_int_on_threshold_mode_get, 51	i3g4250d_temperature_raw_get, 68
i3g4250d_int_on_threshold_mode_set, 51	I3G4250D_WHO_AM_I, 16
i3g4250d_int_on_threshold_src_get, 52	i3g4250d_write_reg, 69
I3G4250D_INT_PULSED, 19	I3G4250D_2000dps
i3g4250d int x threshold get, 53	I3G4250D, 18
i3g4250d_int_x_threshold_set, 53	I3G4250D_245dps
i3g4250d_int_y_threshold_get, 54	I3G4250D, <mark>18</mark>
i3g4250d_int_y_threshold_set, 55	I3G4250D_500dps
i3g4250d_int_z_threshold_get, 55	I3G4250D, <mark>18</mark>
i3g4250d int z threshold set, 56	I3G4250D_ACTIVE_HIGH
i3g4250d_lir_t, 19	I3G4250D, 18
i3g4250d_lp_bandwidth_get, 57	I3G4250D ACTIVE LOW
i3g4250d_lp_bandwidth_set, 57	I3G4250D, 18
I3G4250D_LPF1_HP_LPF2_ON_INT, 19	i3g4250d_and_or_t
I3G4250D LPF1 HP LPF2 ON OUT, 19	I3G4250D, 16
I3G4250D LPF1 HP ON INT, 19	i3g4250d_angular_rate_raw_get
I3G4250D LPF1 HP ON OUT, 19	I3G4250D, 20
I3G4250D_LPF1_LPF2_ON_INT, 19	I3G4250D_Dataoutput, 82
I3G4250D_LPF1_LPF2_ON_OUT, 19	I3G4250D_AUX_LSB_AT_LOW_ADD
I3G4250D_ODR_100Hz, 17	I3G4250D, 17
I3G4250D_ODR_200Hz, 17	I3G4250D_AUX_MSB_AT_LOW_ADD
I3G4250D_ODR_400Hz, 17	I3G4250D, 17
I3G4250D_ODR_800Hz, 17	i3g4250d_axis_x_data_get
I3G4250D_ODR_OFF, 17	I3G4250D, <mark>21</mark>
I3G4250D_ODR_SLEEP, 17	i3g4250d_axis_x_data_set
I3G4250D_ONLY_LPF1_ON_INT, 19	I3G4250D, <mark>21</mark>
I3G4250D_ONLY_LPF1_ON_OUT, 19	i3g4250d_axis_y_data_get
I3G4250D_OPEN_DRAIN, 20	I3G4250D, <mark>21</mark>
i3g4250d_out_sel_t, 19	i3g4250d_axis_y_data_set
I3G4250D_OUT_TEMP, 15	I3G4250D, 21
I3G4250D_OUT_X_H, 15	i3g4250d_axis_z_data_get
I3G4250D_OUT_X_L, 15	I3G4250D, 21
I3G4250D_OUT_Y_H, 15	i3g4250d_axis_z_data_set
I3G4250D_OUT_Y_L, 16	I3G4250D, <mark>22</mark>
I3G4250D_OUT_Z_H, 16	i3g4250d_ble_t
I3G4250D_OUT_Z_L, 16	I3G4250D, 16
i3g4250d_pin_int1_route_get, 58	i3g4250d_boot_get
i3g4250d_pin_int1_route_set, 59	I3G4250D, <mark>22</mark>
i3g4250d_pin_int2_route_get, 59	I3G4250D_common, 84
i3g4250d_pin_int2_route_set, 60	i3g4250d_boot_set
i3g4250d_pin_mode_get, 61	I3G4250D, <mark>22</mark>
i3g4250d_pin_mode_set, 61	I3G4250D_common, 85
i3g4250d_pin_polarity_get, 63	i3g4250d_bw_t
i3g4250d_pin_polarity_set, 64	I3G4250D, 17
i3g4250d_pp_od_t, 19	I3G4250D_common, 83

ing 40E0d boot got 04	10C40E0D common 0E
i3g4250d_boot_get, 84	I3G4250D_common, 85
i3g4250d_boot_set, 85	i3g4250d_data_format_set
i3g4250d_data_format_get, 85	I3G4250D, <mark>24</mark>
i3g4250d_data_format_set, 87	I3G4250D_common, 87
i3g4250d_device_id_get, 88	I3G4250D_data_generation, 75
i3g4250d_self_test_get, 89	i3g4250d_data_rate_get, 75
i3g4250d_self_test_set, 89	i3g4250d_data_rate_set, 76
I3G4250D_CTRL_REG1	i3g4250d_flag_data_ready_get, 77
I3G4250D, 14	i3g4250d_full_scale_get, 78
i3g4250d ctrl reg1 t, 142	i3g4250d_full_scale_set, 79
bw, 142	i3g4250d status reg get, 79
dr, 142	i3g4250d_status_reg_get, 75
	I3G4250D, 24
pd, 143	
I3G4250D_CTRL_REG2	I3G4250D_data_generation, 75
I3G4250D, 14	i3g4250d_data_rate_set
i3g4250d_ctrl_reg2_t, 143	I3G4250D, 25
hpcf, 143	I3G4250D_data_generation, 76
hpm, 143	I3G4250D_Dataoutput, 81
not_used_01, 143	i3g4250d_angular_rate_raw_get, 82
I3G4250D_CTRL_REG3	i3g4250d_temperature_raw_get, 82
I3G4250D, 14	i3g4250d_device_id_get
i3g4250d_ctrl_reg3_t, 144	I3G4250D, 26
h lactive, 144	I3G4250D_common, 88
i1_boot, 144	i3g4250d_dr_t
i1_int1, 144	I3G4250D, 17
i2_drdy, 144	I3G4250D_fifo, 121
i2_empty, 144	i3g4250d_fifo_data_level_get, 122
	<del>-</del>
i2_orun, 144	i3g4250d_fifo_empty_flag_get, 122
i2_wtm, 145	i3g4250d_fifo_enable_get, 123
pp_od, 145	i3g4250d_fifo_enable_set, 123
I3G4250D_CTRL_REG4	i3g4250d_fifo_mode_get, 124
I3G4250D, 14	i3g4250d_fifo_mode_set, 125
i3g4250d_ctrl_reg4_t, 145	i3g4250d_fifo_ovr_flag_get, 125
ble, 145	i3g4250d_fifo_watermark_get, 126
fs, 145	i3g4250d_fifo_watermark_set, 127
not_used_01, 146	i3g4250d_fifo_wtm_flag_get, 127
not_used_02, 146	I3G4250D_FIFO_BYPASS_MODE
sim, 146	I3G4250D, 17
st, 146	I3G4250D_FIFO_CTRL_REG
I3G4250D CTRL REG5	I3G4250D, 14
I3G4250D, 14	i3g4250d_fifo_ctrl_reg_t, 147
i3g4250d_ctrl_reg5_t, 146	fm, 148
boot, 147	wtm, 148
	i3g4250d_fifo_data_level_get
fifo_en, 147	<del>-</del>
hpen, 147	I3G4250D, 27
int1_sel, 147	I3G4250D_fifo, 122
not_used_01, 147	i3g4250d_fifo_empty_flag_get
out_sel, 147	I3G4250D, <mark>28</mark>
I3G4250D_CUT_OFF_HIGH	I3G4250D_fifo, 122
I3G4250D, 17	i3g4250d_fifo_enable_get
I3G4250D_CUT_OFF_LOW	I3G4250D, <mark>28</mark>
I3G4250D, 17	I3G4250D_fifo, 123
I3G4250D_CUT_OFF_MEDIUM	i3g4250d_fifo_enable_set
I3G4250D, 17	I3G4250D, 29
I3G4250D_CUT_OFF_VERY_HIGH	I3G4250D_fifo, 123
I3G4250D, 17	I3G4250D_FIFO_MODE
i3g4250d_data_format_get	I3G4250D, 17
I3G4250D, 23	i3g4250d_fifo_mode_get
1007200D, 20	iog izoou_iiio_iiioue_get

i3g4250d_from_lsb_to_celsius I3G4250D, 39 I3G4250D_Sensitivity, 74
•
I3G4250D Sensitivity, 74
· · · · · · · · · · · · · · · · · · ·
i3g4250d_fs_t
I3G4250D, 17
i3g4250d_full_scale_get
I3G4250D, 39
I3G4250D_data_generation, 78
i3g4250d_full_scale_set
I3G4250D, 40
I3G4250D_data_generation, 79
I3G4250D_GY_ST_DISABLE
I3G4250D, 20
I3G4250D_GY_ST_NEGATIVE
I3G4250D, 20
I3G4250D_GY_ST_POSITIVE
I3G4250D, 20
i3g4250d_h_lactive_t
I3G4250D, 18
I3G4250D_HP_AUTO_RESET_ON_INT
I3G4250D, 19
i3g4250d_hp_bandwidth_get
I3G4250D, 40
I3G4250D_filters, 95
i3g4250d_hp_bandwidth_set
I3G4250D, 41
I3G4250D_filters, 96
I3G4250D_HP_LEVEL_0
I3G4250D, 18
I3G4250D_HP_LEVEL_1
I3G4250D, 18
I3G4250D_HP_LEVEL_2
I3G4250D, 18
I3G4250D_HP_LEVEL_3
I3G4250D, 18
I3G4250D_HP_LEVEL_4
I3G4250D, 18
I3G4250D_HP_LEVEL_5
I3G4250D, 18
I3G4250D_HP_LEVEL_6
I3G4250D, 18
I3G4250D_HP_LEVEL_7
I3G4250D, 18
I3G4250D_HP_LEVEL_8
I3G4250D, 18
I3G4250D_HP_LEVEL_9
I3G4250D, 18
i3g4250d_hp_mode_get
I3G4250D, 42
I3G4250D_filters, 97
i3g4250d_hp_mode_set
I3G4250D, 43
I3G4250D_filters, 97
I3G4250D_HP_NORMAL_MODE
I3G4250D, 19
I3G4250D_HP_NORMAL_MODE_WITH_RS1
I3G4250D, 19

I3G4250D_HP_REFERENCE_SIGNAL	I3G4250D_INT1_TSH_XH
I3G4250D, 19	I3G4250D, 15
i3g4250d_hp_reference_value_get	i3g4250d_int1_tsh_xh_t, 153
I3G4250D, 43	not_used_01, 153
I3G4250D_filters, 98	thsx, 153
i3g4250d hp reference value set	I3G4250D_INT1_TSH_XL
I3G4250D, 45	I3G4250D, 15
I3G4250D_filters, 99	i3g4250d_int1_tsh_xl_t, 153
i3g4250d_hpcf_t	thsx, 154
I3G4250D, 18	I3G4250D_INT1_TSH_YH
i3g4250d_hpm_t I3G4250D, 18	I3G4250D, 15
•	i3g4250d_int1_tsh_yh_t, 154
I3G4250D_I2C_ADD_H	not_used_01, 154
13g4250d_Infos, 132	thsy, 154
13G4250D_12C_ADD_L	I3G4250D_INT1_TSH_YL
l3g4250d_Infos, 132	I3G4250D, 15
I3G4250D_ID	i3g4250d_int1_tsh_yl_t, 154
l3g4250d_Infos, 132	thsy, 155
l3g4250d_Infos, 132	I3G4250D_INT1_TSH_ZH
I3G4250D_I2C_ADD_H, 132	I3G4250D, 15
I3G4250D_I2C_ADD_L, 132	i3g4250d_int1_tsh_zh_t, 155
I3G4250D_ID, 132	not_used_01, 155
I3G4250D_INT1_CFG	thsz, 155
I3G4250D, 14	I3G4250D_INT1_TSH_ZL
i3g4250d_int1_cfg_t, 149	I3G4250D, 15
and_or, 149	i3g4250d_int1_tsh_zl_t, 155
lir, 149	thsz, 156
xhie, 149	i3g4250d_int2_route_t, 156
xlie, 150	i2_drdy, 156
yhie, 150	i2_empty, 156
·	
ylie, 150	i2_orun, 156
zhie, 150	i2_wtm, 156
zlie, 150	I3G4250D_INT_LATCHED
I3G4250D_INT1_DURATION	I3G4250D, 19
I3G4250D, 14	i3g4250d_int_notification_get
i3g4250d_int1_duration_t, 150	I3G4250D, 46
d, 150	I3G4250D_interrupt_pins, 104
wait, 150	i3g4250d_int_notification_set
I3G4250D_INT1_ON_TH_AND	I3G4250D, 46
I3G4250D, 16	I3G4250D_interrupt_pins, 104
I3G4250D_INT1_ON_TH_OR	i3g4250d_int_on_threshold_conf_get
I3G4250D, 16	I3G4250D, 48
i3g4250d_int1_route_t, 151	interrupt_on_threshold, 112
i1_boot, 151	i3g4250d_int_on_threshold_conf_set
i1_int1, 151	I3G4250D, 49
i3g4250d_int1_sel_t	interrupt_on_threshold, 113
I3G4250D, 19	i3g4250d_int_on_threshold_dur_get
I3G4250D_INT1_SRC	I3G4250D, 49
I3G4250D, 14	interrupt_on_threshold, 113
i3g4250d_int1_src_t, 151	i3g4250d_int_on_threshold_dur_set
ia, 152	I3G4250D, 50
not_used_01, 152	interrupt_on_threshold, 114
xh, 152	i3g4250d_int_on_threshold_mode_get
xl, 152	I3G4250D, 51
yh, 152	interrupt_on_threshold, 115
yl, 152	i3g4250d_int_on_threshold_mode_set
zh, 152	I3G4250D, 51
zl, 152	interrupt_on_threshold, 115

i3g4250d_int_on_threshold_src_get	I3G4250D, 17
I3G4250D, <mark>52</mark>	I3G4250D_ODR_200Hz
interrupt_on_threshold, 116	I3G4250D, 17
I3G4250D_INT_PULSED	I3G4250D_ODR_400Hz
I3G4250D, 19	I3G4250D, 17
i3g4250d_int_x_threshold_get	I3G4250D_ODR_800Hz
I3G4250D, 53	I3G4250D, 17
interrupt_on_threshold, 117	I3G4250D_ODR_OFF
i3g4250d_int_x_threshold_set	I3G4250D, 17
I3G4250D, 53	I3G4250D_ODR_SLEEP
interrupt on threshold, 117	I3G4250D, 17
i3g4250d_int_y_threshold_get	I3G4250D_ONLY_LPF1_ON_INT
I3G4250D, 54	I3G4250D, 19
interrupt_on_threshold, 118	I3G4250D_ONLY_LPF1_ON_OUT
i3g4250d_int_y_threshold_set	I3G4250D, 19
I3G4250D, 55	I3G4250D_OPEN_DRAIN
interrupt_on_threshold, 119	I3G4250D, <mark>20</mark>
i3g4250d_int_z_threshold_get	i3g4250d_out_sel_t
I3G4250D, <u>55</u>	I3G4250D, 19
interrupt_on_threshold, 119	I3G4250D_OUT_TEMP
i3g4250d_int_z_threshold_set	I3G4250D, 15
I3G4250D, 56	I3G4250D_OUT_X_H
interrupt_on_threshold, 120	I3G4250D, 15
I3G4250D_Interfaces_Functions, 71	I3G4250D_OUT_X_L
i3g4250d_read_reg, 71	I3G4250D, 15
i3g4250d_write_reg, 72	I3G4250D_OUT_Y_H
I3G4250D_interrupt_pins, 103	I3G4250D, 15
i3g4250d_int_notification_get, 104	I3G4250D_OUT_Y_L
i3g4250d_int_notification_set, 104	I3G4250D, 16
i3g4250d_pin_int1_route_get, 105	I3G4250D_OUT_Z_H
i3g4250d_pin_int1_route_set, 105	I3G4250D, 16
i3g4250d_pin_int2_route_get, 106	I3G4250D_OUT_Z_L
i3g4250d_pin_int2_route_set, 107	I3G4250D, 16
i3g4250d_pin_mode_get, 107	i3g4250d_pin_int1_route_get
i3g4250d_pin_mode_set, 108	I3G4250D, 58
i3g4250d_pin_polarity_get, 109	I3G4250D_interrupt_pins, 105
i3g4250d_pin_polarity_set, 109	i3g4250d_pin_int1_route_set
i3g4250d_lir_t	I3G4250D, 59
I3G4250D, 19	I3G4250D_interrupt_pins, 105
i3g4250d_lp_bandwidth_get	i3g4250d_pin_int2_route_get
I3G4250D, 57	I3G4250D, 59
I3G4250D_filters, 99	I3G4250D_interrupt_pins, 106
i3g4250d_lp_bandwidth_set	i3g4250d_pin_int2_route_set
I3G4250D, 57	I3G4250D, 60
I3G4250D_filters, 100	I3G4250D_interrupt_pins, 107
I3G4250D_LPF1_HP_LPF2_ON_INT	i3g4250d_pin_mode_get
I3G4250D, 19	I3G4250D, 61
I3G4250D_LPF1_HP_LPF2_ON_OUT	I3G4250D_interrupt_pins, 107
I3G4250D, 19	i3g4250d_pin_mode_set
I3G4250D_LPF1_HP_ON_INT	I3G4250D, 61
I3G4250D, 19	I3G4250D_interrupt_pins, 108
I3G4250D_LPF1_HP_ON_OUT	i3g4250d_pin_polarity_get
I3G4250D, 19	I3G4250D, 63
I3G4250D_LPF1_LPF2_ON_INT	I3G4250D_interrupt_pins, 109
I3G4250D, 19	i3g4250d_pin_polarity_set
I3G4250D_LPF1_LPF2_ON_OUT	I3G4250D, 64
I3G4250D, 19	I3G4250D_interrupt_pins, 109
I3G4250D_ODR_100Hz	i3g4250d_pp_od_t
	- <del></del>

I3G4250D, 19	I3G4250D, 20
I3G4250D_PUSH_PULL	I3G4250D STATUS REG
I3G4250D, 20	I3G4250D, 16
i3g4250d_read_reg	i3g4250d_status_reg_get
I3G4250D, 64	I3G4250D, 68
I3G4250D_Interfaces_Functions, 71	I3G4250D_data_generation, 79
I3G4250D_REFERENCE	i3g4250d_status_reg_t, 161
I3G4250D, 16	_xor, 161
i3g4250d_reference_t, 157	xda, 161
ref, 157	yda, 161
i3g4250d_reg.c, 203	yor, 161
i3g4250d_reg.h, 165	zda, 162
i3g4250d_reg_t, 157	zor, 162
bitwise, 159	zyxda, 162
byte, 159	zyxor, 162
ctrl_reg1, 159	i3g4250d_temperature_raw_get
ctrl_reg2, 159	I3G4250D, 68
ctrl_reg3, 159	I3G4250D_Dataoutput, 82
ctrl_reg4, 159	13G4250D_WHO_AM_I
ctrl_reg5, 159	I3G4250D, 16
fifo_ctrl_reg, 159	i3g4250d_write_reg
fifo_src_reg, 160	I3G4250D, 69
int1_cfg, 160	I3G4250D Interfaces Functions, 72
int1_duration, 160	ia
int1_src, 160	i3g4250d_int1_src_t, 152
int1_sh_xh, 160	initialise_monitor_handles
int1_tsh_xl, 160	syscalls.c, 221
int1_tsh_yh, 160	INSTRUCTION_CACHE_ENABLE
int1_tsh_yl, 160	stm32f4xx_hal_conf.h, 186
int1_tsh_zh, 160	int1_cfg
int1_tsh_zl, 160	i3g4250d_reg_t, 160
reference, 161	int1_duration
	i3g4250d_reg_t, 160
status_reg, 161	int1 sel
i3g4250d_self_test_get I3G4250D, 65	i3g4250d ctrl reg5 t, 147
I3G4250D_common, 89 i3g4250d_self_test_set	int1_src
I3G4250D, 66	i3g4250d_reg_t, 160
I3G4250D, 66	int1_tsh_xh i3g4250d_rog_t_160
<del>_</del>	i3g4250d_reg_t, 160
I3G4250D_Sensitivity, 73 i3g4250d_from_fs245dps_to_mdps, 74	int1_tsh_xl i3g4250d reg t, 160
i3g4250d_from_lsb_to_celsius, 74	int1_tsh_yh i3g4250d reg t, 160
I3G4250D_serial_interface, 101	
i3g4250d_spi_mode_get, 101	int1_tsh_yl
i3g4250d_spi_mode_set, 102	i3g4250d_reg_t, 160
i3g4250d_sim_t	int1_tsh_zh
13G4250D, 20	i3g4250d_reg_t, 160
I3G4250D_SPI_3_WIRE	int1_tsh_zl
13G4250D, 20	i3g4250d_reg_t, 160
I3G4250D_SPI_4_WIRE	Interfaces_Functions, 131
I3G4250D, 20	stmdev_mdelay_ptr, 131
i3g4250d_spi_mode_get	stmdev_read_ptr, 131
I3G4250D, 66	stmdev_write_ptr, 131
I3G4250D_serial_interface, 101	interrupt_on_threshold, 111
i3g4250d_spi_mode_set	i3g4250d_int_on_threshold_conf_get, 112
I3G4250D, 67	i3g4250d_int_on_threshold_conf_set, 113
I3G4250D_serial_interface, 102	i3g4250d_int_on_threshold_dur_get, 113
i3g4250d_st_t	i3g4250d_int_on_threshold_dur_set, 114

i3g4250d_int_on_threshold_mode_get, 115 i3g4250d_int_on_threshold_mode_set, 115 i3g4250d_int_on_threshold_src_get, 116 i3g4250d_int_x_threshold_get, 117 i3g4250d_int_x_threshold_set, 117 i3g4250d_int_y_threshold_get, 118 i3g4250d_int_y_threshold_set, 119 i3g4250d_int_z_threshold_get, 119 i3g4250d_int_z_threshold_set, 120	i3g4250d_ctrl_reg4_t, 146 i3g4250d_ctrl_reg5_t, 147 i3g4250d_int1_src_t, 152 i3g4250d_int1_tsh_xh_t, 153 i3g4250d_int1_tsh_yh_t, 154 i3g4250d_int1_tsh_zh_t, 155 not_used_02 i3g4250d_ctrl_reg4_t, 146
10g 1200a_int_2_tirroonoid_00t; 120	out_sel
lir	i3g4250d_ctrl_reg5_t, 147
i3g4250d_int1_cfg_t, 149	ovrn
LSE_STARTUP_TIMEOUT	i3g4250d_fifo_src_reg_t, 148
stm32f4xx_hal_conf.h, 186	
LSE_VALUE	pd :204050d otrl road t 140
stm32f4xx_hal_conf.h, 186	i3g4250d_ctrl_reg1_t, 143
LSI_VALUE	PendSV_Handler stm32f4xx_it.c, 215
stm32f4xx_hal_conf.h, 186	stm32f4xx_it.b, 201
LSM9DS1_Register_Union, 132	PHY_AUTONEGO_COMPLETE
MAC_ADDR0	stm32f4xx_hal_conf.h, 187
stm32f4xx_hal_conf.h, 186	PHY AUTONEGOTIATION
MAC ADDR1	stm32f4xx_hal_conf.h, 187
stm32f4xx_hal_conf.h, 187	PHY BCR
MAC_ADDR2	stm32f4xx hal conf.h, 187
stm32f4xx_hal_conf.h, 187	PHY BSR
MAC ADDR3	stm32f4xx_hal_conf.h, 187
stm32f4xx_hal_conf.h, 187	PHY_CONFIG_DELAY
MAC ADDR4	stm32f4xx_hal_conf.h, 188
stm32f4xx_hal_conf.h, 187	PHY DUPLEX STATUS
MAC ADDR5	stm32f4xx_hal_conf.h, 188
stm32f4xx_hal_conf.h, 187	PHY FULLDUPLEX 100M
main	stm32f4xx_hal_conf.h, 188
main.c, 208	PHY FULLDUPLEX 10M
main.c, 207	stm32f4xx_hal_conf.h, 188
BOOT_TIME, 208	PHY_HALFDUPLEX_100M
hspi1, 211	stm32f4xx_hal_conf.h, 188
huart2, 211	PHY_HALFDUPLEX_10M
main, 208	stm32f4xx_hal_conf.h, 188
SystemClock_Config, 210	PHY_ISOLATE
main.h, 179	stm32f4xx_hal_conf.h, 188
Error_Handler, 180	PHY_JABBER_DETECTION
GYRO_CS_OUT_GPIO_Port, 180	stm32f4xx_hal_conf.h, 189
GYRO_CS_OUT_Pin, 180	PHY_LINKED_STATUS
mdelay	stm32f4xx_hal_conf.h, 189
stmdev_ctx_t, 162	PHY_LOOPBACK
MemManage_Handler	stm32f4xx_hal_conf.h, 189
stm32f4xx_it.c, 215	PHY_POWERDOWN
stm32f4xx_it.h, 201	stm32f4xx_hal_conf.h, 189
MEMS_SHARED_TYPES	PHY_READ_TO
sensors common types, 130	stm32f4xx_hal_conf.h, 189
MEMS_UCF_SHARED_TYPES	PHY_RESET
sensors common types, 130	stm32f4xx_hal_conf.h, 189 PHY_RESET_DELAY
NMI_Handler	stm32f4xx_hal_conf.h, 189
stm32f4xx_it.c, 215	PHY_RESTART_AUTONEGOTIATION
stm32f4xx_it.h, 201	stm32f4xx_hal_conf.h, 190
not_used_01	PHY_SPEED_STATUS
i3g4250d_ctrl_reg2_t, 143	stm32f4xx_hal_conf.h, 190

PHY_SR	MAC_ADDR2, 187
stm32f4xx_hal_conf.h, 190	MAC_ADDR3, 187
PHY_WRITE_TO	MAC_ADDR4, 187
stm32f4xx_hal_conf.h, 190	MAC_ADDR5, 187
pp_od	PHY_AUTONEGO_COMPLETE, 187
i3g4250d_ctrl_reg3_t, 145	PHY_AUTONEGOTIATION, 187
PREFETCH_ENABLE	PHY_BCR, 187
stm32f4xx_hal_conf.h, 190	PHY_BSR, 187
PROPERTY_DISABLE	PHY_CONFIG_DELAY, 188
sensors common types, 130	PHY DUPLEX STATUS, 188
PROPERTY_ENABLE	PHY FULLDUPLEX 100M, 188
sensors common types, 130	PHY_FULLDUPLEX_10M, 188
• • • • • • • • • • • • • • • • • • • •	PHY_HALFDUPLEX_100M, 188
read_reg	PHY_HALFDUPLEX_10M, 188
stmdev_ctx_t, 163	PHY ISOLATE, 188
ref	PHY_JABBER_DETECTION, 189
i3g4250d_reference_t, 157	PHY_LINKED_STATUS, 189
reference	PHY LOOPBACK, 189
i3g4250d_reg_t, 161	PHY POWERDOWN, 189
-99	PHY_READ_TO, 189
sensors common types, 129	PHY RESET, 189
MEMS_SHARED_TYPES, 130	PHY_RESET_DELAY, 189
MEMS_UCF_SHARED_TYPES, 130	PHY_RESTART_AUTONEGOTIATION, 190
PROPERTY DISABLE, 130	PHY SPEED STATUS, 190
PROPERTY_ENABLE, 130	·
sim	PHY_SR, 190
i3g4250d_ctrl_reg4_t, 146	PHY_WRITE_TO, 190
st	PREFETCH_ENABLE, 190
i3g4250d_ctrl_reg4_t, 146	TICK_INT_PRIORITY, 190
status_reg	USE_HAL_ADC_REGISTER_CALLBACKS, 190
i3g4250d_reg_t, 161	USE_HAL_CAN_REGISTER_CALLBACKS, 190
stm32f4xx_hal_conf.h, 181	USE_HAL_CEC_REGISTER_CALLBACKS, 191
assert_param, 183	USE_HAL_CRYP_REGISTER_CALLBACKS, 191
DATA_CACHE_ENABLE, 183	USE_HAL_DAC_REGISTER_CALLBACKS, 191
DP83848 PHY ADDRESS, 184	USE_HAL_DCMI_REGISTER_CALLBACKS, 191
ETH_RX_BUF_SIZE, 184	USE_HAL_DFSDM_REGISTER_CALLBACKS,
ETH RXBUFNB, 184	191
ETH_NABUFNB, 184 ETH TX BUF SIZE, 184	USE_HAL_DMA2D_REGISTER_CALLBACKS,
:	191
ETH_TXBUFNB, 184	USE_HAL_DSI_REGISTER_CALLBACKS, 191
EXTERNAL_CLOCK_VALUE, 184	USE_HAL_ETH_REGISTER_CALLBACKS, 191
HAL_CORTEX_MODULE_ENABLED, 184	USE_HAL_FMPI2C_REGISTER_CALLBACKS,
HAL_DMA_MODULE_ENABLED, 184	191
HAL_EXTI_MODULE_ENABLED, 184	USE_HAL_FMPSMBUS_REGISTER_CALLBACKS
HAL_FLASH_MODULE_ENABLED, 185	191
HAL_GPIO_MODULE_ENABLED, 185	USE_HAL_HASH_REGISTER_CALLBACKS, 192
HAL_MODULE_ENABLED, 185	USE_HAL_HCD_REGISTER_CALLBACKS, 192
HAL_PWR_MODULE_ENABLED, 185	USE_HAL_I2C_REGISTER_CALLBACKS, 192
HAL_RCC_MODULE_ENABLED, 185	USE_HAL_I2S_REGISTER_CALLBACKS, 192
HAL_SPI_MODULE_ENABLED, 185	USE_HAL_IRDA_REGISTER_CALLBACKS, 192
HAL_UART_MODULE_ENABLED, 185	USE_HAL_LPTIM_REGISTER_CALLBACKS, 192
HSE_STARTUP_TIMEOUT, 185	USE_HAL_LTDC_REGISTER_CALLBACKS, 192
HSE_VALUE, 185	USE_HAL_MMC_REGISTER_CALLBACKS, 192
HSI_VALUE, 186	USE_HAL_NAND_REGISTER_CALLBACKS, 192
INSTRUCTION_CACHE_ENABLE, 186	USE HAL NOR REGISTER CALLBACKS, 192
LSE_STARTUP_TIMEOUT, 186	USE_HAL_PCCARD_REGISTER_CALLBACKS,
LSE_VALUE, 186	193
LSI_VALUE, 186	USE_HAL_PCD_REGISTER_CALLBACKS, 193
MAC_ADDR0, 186	USE_HAL_QSPI_REGISTER_CALLBACKS, 193
MAC_ADDR1, 187	OOL_HAL_GOI I_HEGIOTEN_OALLBAOKO, 193

USE_HAL_RNG_REGISTER_CALLBACKS, 193	STM32F4xx_System_Private_Macros, 136
USE_HAL_RTC_REGISTER_CALLBACKS, 193	STM32F4xx_System_Private_TypesDefinitions, 135
USE_HAL_SAI_REGISTER_CALLBACKS, 193	STM32F4xx_System_Private_Variables, 136
USE_HAL_SD_REGISTER_CALLBACKS, 193	AHBPrescTable, 136
USE_HAL_SDRAM_REGISTER_CALLBACKS,	APBPrescTable, 136
193	SystemCoreClock, 136
USE_HAL_SMARTCARD_REGISTER_CALLBAC	
193	handle, 162
USE_HAL_SMBUS_REGISTER_CALLBACKS,	mdelay, 162
193	read_reg, 163
USE HAL SPDIFRX REGISTER CALLBACKS,	write_reg, 163
194	stmdev_mdelay_ptr
USE_HAL_SPI_REGISTER_CALLBACKS, 194	Interfaces_Functions, 131
USE_HAL_SRAM_REGISTER_CALLBACKS, 194	
USE_HAL_TIM_REGISTER_CALLBACKS, 194	Interfaces_Functions, 131
USE_HAL_UART_REGISTER_CALLBACKS, 194	
USE_HAL_USART_REGISTER_CALLBACKS,	Interfaces_Functions, 131
194	SVC Handler
USE_HAL_WWDG_REGISTER_CALLBACKS,	stm32f4xx_it.c, 216
194	stm32f4xx_it.h, 202
USE RTOS, 194	syscalls.c, 216
USE_SPI_CRC, 194	attribute , 218
VDD_VALUE, 194	io_getchar, 218
stm32f4xx_hal_msp.c, 211	io_getchar, 218
HAL_MspInit, 212	io_paterial, 210 _close, 218
HAL_SPI_MspDeInit, 212	_ctose, 216 _execve, 218
HAL_SPI_MspInit, 213	_exit, 219
HAL_UART_MspDeInit, 213	
HAL_UART_Msplnit, 213	_fork, 219
_ ·	_fstat, 219
stm32f4xx_it.c, 214 BusFault_Handler, 215	_getpid, 219
DebugMon_Handler, 215	_isatty, 219
<del>-</del>	_kill, 219
HardFault_Handler, 215	_link, 220
MemManage_Handler, 215	_lseek, 220
NMI_Handler, 215	_open, 220
PendSV_Handler, 215	_stat, 220
SVC_Handler, 216	_times, 220
SysTick_Handler, 216	_unlink, 220
UsageFault_Handler, 216	_wait, 221
stm32f4xx_it.h, 200	environ, 221
BusFault_Handler, 201	initialise_monitor_handles, 221
DebugMon_Handler, 201	sysmem.c, 221
HardFault_Handler, 201	_sbrk, 222
MemManage_Handler, 201	system_stm32f4xx.c, 223
NMI_Handler, 201	SystemClock_Config
PendSV_Handler, 201	main.c, 210
SVC_Handler, 202	SystemCoreClock
SysTick_Handler, 202	STM32F4xx_System_Private_Variables, 136
UsageFault_Handler, 202	SystemCoreClockUpdate
Stm32f4xx_system, 134	STM32F4xx_System_Private_Functions, 138
STM32F4xx_System_Private_Defines, 135	SystemInit
STM32F4xx_System_Private_FunctionPrototypes, 137	— · — —
STM32F4xx_System_Private_Functions, 137	SysTick_Handler
SystemCoreClockUpdate, 138	stm32f4xx_it.c, 216
SystemInit, 139	stm32f4xx_it.h, 202
STM32F4xx_System_Private_Includes, 134	Ale acce
HSE_VALUE, 135	thsx
HSI_VALUE, 135	i3g4250d_int1_tsh_xh_t, 153 i3g4250d_int1_tsh_xl_t, 154

thsy	USE_HAL_PCCARD_REGISTER_CALLBACKS
i3g4250d_int1_tsh_yh_t, 154	stm32f4xx_hal_conf.h, 193
i3g4250d_int1_tsh_yl_t, 155	USE_HAL_PCD_REGISTER_CALLBACKS
thsz	stm32f4xx_hal_conf.h, 193
i3g4250d_int1_tsh_zh_t, 155	USE_HAL_QSPI_REGISTER_CALLBACKS
i3g4250d_int1_tsh_zl_t, 156	stm32f4xx hal conf.h, 193
TICK_INT_PRIORITY	USE_HAL_RNG_REGISTER_CALLBACKS
stm32f4xx_hal_conf.h, 190	stm32f4xx_hal_conf.h, 193
<u> </u>	USE HAL RTC REGISTER CALLBACKS
ucf_line_t, 163	stm32f4xx_hal_conf.h, 193
address, 163	USE HAL SAI REGISTER CALLBACKS
data, 163	stm32f4xx_hal_conf.h, 193
UsageFault_Handler	USE_HAL_SD_REGISTER_CALLBACKS
stm32f4xx_it.c, 216	stm32f4xx_hal_conf.h, 193
stm32f4xx_it.h, 202	USE_HAL_SDRAM_REGISTER_CALLBACKS
USE_HAL_ADC_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 193
stm32f4xx_hal_conf.h, 190	USE_HAL_SMARTCARD_REGISTER_CALLBACKS
USE_HAL_CAN_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 193
stm32f4xx_hal_conf.h, 190	USE HAL SMBUS REGISTER CALLBACKS
USE_HAL_CEC_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 193
stm32f4xx_hal_conf.h, 191	USE_HAL_SPDIFRX_REGISTER_CALLBACKS
USE_HAL_CRYP_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE_HAL_SPI_REGISTER_CALLBACKS
USE_HAL_DAC_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE_HAL_SRAM_REGISTER_CALLBACKS
USE_HAL_DCMI_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE HAL TIM REGISTER CALLBACKS
USE_HAL_DFSDM_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE HAL UART REGISTER CALLBACKS
USE_HAL_DMA2D_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE_HAL_USART_REGISTER_CALLBACKS
USE_HAL_DSI_REGISTER_CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE_HAL_WWDG_REGISTER_CALLBACKS
USE HAL ETH REGISTER CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx hal conf.h, 191	USE RTOS
USE HAL FMPI2C REGISTER CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	USE_SPI_CRC
USE HAL FMPSMBUS REGISTER CALLBACKS	stm32f4xx_hal_conf.h, 194
stm32f4xx_hal_conf.h, 191	5ti113214xx_11ai_co111.11; 134
USE_HAL_HASH_REGISTER_CALLBACKS	VDD VALUE
stm32f4xx_hal_conf.h, 192	stm32f4xx_hal_conf.h, 194
USE_HAL_HCD_REGISTER_CALLBACKS	otmozi ixx_nai_oommi, io i
stm32f4xx_hal_conf.h, 192	wait
USE HAL I2C REGISTER CALLBACKS	i3g4250d_int1_duration_t, 150
stm32f4xx_hal_conf.h, 192	write_reg
USE_HAL_I2S_REGISTER_CALLBACKS	stmdev_ctx_t, 163
stm32f4xx_hal_conf.h, 192	wtm
USE_HAL_IRDA_REGISTER_CALLBACKS	i3g4250d_fifo_ctrl_reg_t, 148
stm32f4xx_hal_conf.h, 192	i3g4250d fifo src reg t, 149
USE_HAL_LPTIM_REGISTER_CALLBACKS	<u></u>
stm32f4xx_hal_conf.h, 192	xda
USE HAL LTDC REGISTER CALLBACKS	i3g4250d_status_reg_t, 161
stm32f4xx_hal_conf.h, 192	xh
USE_HAL_MMC_REGISTER_CALLBACKS	i3g4250d_int1_src_t, 152
stm32f4xx_hal_conf.h, 192	xhie
USE_HAL_NAND_REGISTER_CALLBACKS	i3g4250d_int1_cfg_t, 149
stm32f4xx_hal_conf.h, 192	xl
USE_HAL_NOR_REGISTER_CALLBACKS	i3g4250d_int1_src_t, 152
stm32f4xx hal conf.h. 192	xlie

```
i3g4250d_int1_cfg_t, 150
yda
     i3g4250d_status_reg_t, 161
yh
     i3g4250d\_int1\_src\_t,\, \color{red} 152
yhie
     i3g4250d_int1_cfg_t, 150
yΙ
     i3g4250d_int1_src_t, 152
ylie
     i3g4250d_int1_cfg_t, 150
yor
     i3g4250d_status_reg_t, 161
zda
     i3g4250d_status_reg_t, 162
zh
     i3g4250d_int1_src_t, 152
zhie
     i3g4250d\_int1\_cfg\_t,\, \color{red} 150
zl
     i3g4250d_int1_src_t, 152
zlie
     i3g4250d_int1_cfg_t, 150
zor
     i3g4250d_status_reg_t, 162
zyxda
     i3g4250d_status_reg_t, 162
zyxor
     i3g4250d_status_reg_t, 162
```