

INTRODUCTION TO PROCESSOR ARCHITECTURE

Assignment - 1

ANANYA SANE (2020102007)

L LAKSHMANAN (2020112024)

TEAM WIREWIRE

February 1, 2022

Contents

64-bit ALU in Verilog HDL	2
Inputs	2
Outputs	2
Functions	2
Add function	2
Subtract function	3
AND function	3
XOR function	3
Testbenches	3
Results for Add function	3
Results for Sub function	6
Results for the AND function	8
Results for the XOR function	10

64-bit ALU in Verilog HDL

Inputs

Operands, Opcode.

Outputs

Result, Overflow flag, Zero flag.

Functions

The ALU has 4 functions that are binary or unary, and that can be used on 64-bit binary numbers. These 4 functions are

- Add \rightarrow 00
- Subtract \rightarrow 01
- AND \rightarrow 10
- XOR \rightarrow 11

Each of these functions have their own two bit opcodes, which have been specified beside them. These opcodes are what the ALU uses to determine which operation needs to be computed.

Two flags have been initialised in the ALU, one for the overflow and one for indicating if the output is a zero. The overflow flag is 1 when there is an overflow in the performed operation and is zero in all other cases, while the zero flag is 1 when the output is zero. Results of the operations are stored in the **res** register.

Add function

Takes two 64-bit inputs. Returns the sum as a result, along with the appropriate flags. The 64-bit adder is constructed using loops and full adder modules, which have been instantiated using the **generate** and the for loop structures.

Subtract function

Takes two 64-bit inputs. Returns the difference as a result, along with the appropriate flags. The subtraction module has been constructed using the 64-bit adder as a module, and by complementing the required number using `generate` block, for loops and the `not` primitive.

AND function

Takes two 64-bit inputs. Returns the logical AND value of the two as a result, along with the appropriate flags. Constructed using just the gate primitive, the `generate` block and for loop structure.

XOR function

Takes two 8 bit inputs. Returns the logical XOR value of the two as a result, along with the appropriate flags. Constructed using just the gate primitive and the `generate` block and for loop structure.

Testbenches

Each function's testbench seeds inputs with random numbers and passes them to the ALU, with the final result being stored in the `res` register. For each set of inputs, the value `res - (a \ OP\ b)` is printed. There are two cases: - In most cases, the output is 0; this means the ALU works and both results match. - In the cases where the expression is non zero, the overflow bit is set; this makes sense as `res` stores a value that is not the correct answer, and hence it is not equal to the value of `a \ OP\ b`.

The outputs of the testbenches are written to the .txt files attached.

Results for Add function

[illegible]

4

[illegible][illegible][illegible][illegible]

Results for Sub function

```
VCD info: dumpfile ALU_64.vcd opened for output.
```

[illegible][illegible]

```
a = 111111111111111111111111111111110000100100001001101011000001001
b = 111111111111111111111111111111110110001111100000101011001100011
res = 1111111111111111111111111111111101001010010100011111110100110
overflow = 0
zero = 0
Check:                0
```

[illegible]

```
a = 1111111111111111111111111111111110110010110000101000010001100101
b = 1111111111111111111111111111111110001001001101110101001000010010
res = 00000000000000000000000000000000101001100010110011001001010011
overflow = 0
zero = 0
Check: 0
```

[illegible][illegible]

[illegible]


```
a = 111111111111111111111111111111111010000000000111101011101000  
b = 11111111111111111111111111111111100010110010100100111011000101  
res = 0000000000000000000000000000000010001001101100010110000100011  
overflow = 0  
zero = 0
```

Check: 0

[illegible]

Check: 0

Results for the AND function

VCD info: dumpfile ALU_64.vcd opened for output.

[illegible]

Check: 0

[illegible]

Check: 0

```
a = 111111111111111111111111111111110000100100001001101011000001001
b = 111111111111111111111111111111110110001111100000101011001100011
res = 111111111111111111111111111111110000000100000000101011000000001
overflow = 0
zero = 0
```

Check: 0

[illegible]

Check: 0

```
a = 1111111111111111111111111111111110110010110000101000010001100101
b = 1111111111111111111111111111111110001001001101110101001000010010
res = 111111111111111111111111111111111000000000000010000000000000000
overflow = 0
zero = 0
Check:                0
```

[illegible][illegible][illegible]

10


```
b = 1111111111111111111111111111111100011001101110010010011000110  
res = 111111111111111111111111111111110011111110010101100110100111111  
overflow = 0  
zero = 0  
Check: 0
```

[illegible][illegible][illegible]

Check: 0

The results are as expected. The opcodes are given as input in the respective testbenches and is compiled along with the ALU code and hence, the working of the wrapper module as well as the individual modules is verified.
