

Karthikeyan Renga Rajan

Bryan, TX 77840 (Willing to Relocate) | krengara@gmail.com | +1 (979) 575-1749
[Linkedin: krengara](#) | [GitHub: Karthikeyan564](#) | Website: karthikeyan564.github.io

Education

Texas A&M University

Master of Science in Computer Engineering (CEEN)

College Station, TX

August 2024 - Present

- Recipient of **departmental scholarship worth \$10,747**
- **Coursework:** Computer Architecture | Deep learning | Microprocessor System Design

College of Engineering, Guindy, Anna University

Bachelor of Engineering in Electronics and Communication Engineering

Chennai, India

August 2019 - May 2023

- CGPA: 9.41 out of 10 - 3.99 on a 4.0 equivalent

Skills

Languages: SystemVerilog | Verilog | C/C++ | SystemC | Python | Tcl | Perl | LaTeX

Frameworks: UVM | cocotb | PyTorch | CUDA | OpenGL | OpenCV | TensorFlow

Tools: Vivado | Quartus | Verilator | Zsim | Git | GitHub | Matlab | Vim | QEMU | Unix

Protocols: PCIe | TCP/IP | DMA | USB | Ethernet | UART

Experience

HelixLogic

Co-founder and Digital Design Engineer

Chennai, India

December 2022 - March 2024

- Co-founded an **ASIC design startup** focused on Ultrafast, Nanopore DNA sequencing, raising **\$10,000** in startup capital in the first year.
- **Designed and Implemented an RISC-V V-extension based ASIC** in SystemVerilog to decode DNA sequences based on signals derived from a Nanopore Membrane.
- Achieved a cycle-to-cycle acceleration factor of **107 at 400 MHz** on benchmarks as compared to a Tesla V100.
- **Managed a 2-member** undergraduate student team.
- **Patent Pending** for the basecaller IC architecture.

ISM Laboratory, University of Toronto (In-person)

Summer Research Intern

Toronto, Canada

May 2022 - August 2022

- **Developed a RISC-V core in SystemVerilog** to create custom mask sequences on the fly for the coded-exposure image sensors.
- Performed verification of the RISC-V core through **OpenOCD on a Nexys Video Artix-7 FPGA**.
- Improved the **Mask generation and Mask decompression modules** for generating hard-coded masks and receiving compressed masks **leading to a 24.47% gain in performance**.

Integrated Systems Lab, Anna University

RTL Design Intern

Chennai, India

May 2021 - January 2022

- **Designed a GPS Baseband Engine** as a team of 4 students using OpenLane and sky130 PDK.
- **Selected by SSCS PICO Contest for fabrication**.
- Implemented RTL changes to accommodate modified architecture of the ASIC.

Indian Academy of Sciences(IASc)

Summer Research Fellow

Bengaluru, India

June 2021 - July 2021

- Developed a **Image-Based-Rendering (IBR) based Reinforcement learning environment** for end-to-end training to avoid sim2real, domain adaptation or domain randomization etc using CUDA and OpenGL.
- **Achieved a 67% better model transfer rate than Sim2real** while achieving a **2.57x FPS speedup**.

Projects

Implementation of a Machine Learning Inference Accelerator with a Hierarchical Mesh-based NoC

<https://github.com/Karthikeyan564/uEyeriss>

January 2023 - April 2023

- **A SystemVerilog Implementation of the Eyeriss CNN architecture** with a Hierarchical Mesh-based Network-on-Chip(NoC) and approximate multipliers to increase speed and energy efficiency.
- Showed an **overall improvement of 77.23% over the base architecture** on golden tests in Integration Testing.
- Received the **Anna University Guindy Engineers 65 Project Award Endowment** for best bachelor's thesis among 50+ Projects.
- Additionally implemented and tested on **Xilinx Kintex-7 KC705 FPGA**.

H.264 Video Codec Accelerator over PCIe with DMA device drivers

https://github.com/Karthikeyan564/h264_bachelor_thesis

August 2022 - December 2022

- Worked on Intra Prediction, Fractional Motion Estimation and Transform Coding modules.
- Simulated using **Verilator**, **SystemC-TLM**, and **QEMU**.
- Achieved a **VMAF of 85.46** over the **H.264 White Paper's 82.19**.
- Implemented and tested on **Altera Cyclone IV FPGA**.

Metis: Programmable 256-neuron, 2048-synapse neuromorphic chip in 130nm CMOS to accelerate RSNNs

<https://github.com/Karthikeyan564/Metis>

August 2021 - January 2022

- The chip features an analog circuit for the **leaky integrate-and-fire neurons and on-chip e-prop learning**.
- The on-chip e-prop was able to train a spiking neural network to achieve an **accuracy of 98.96% on the MNIST dataset** with a **power efficiency of 4.78pJ/SOP at 1.8V**.
- Fabricated using the efabless Open MPW-3 shuttle.

Hardware-Software Codesign for Verilog development over PCIe

<https://github.com/Karthikeyan564/Idaten>

August 2022 - December 2022

- Developed a PCIe-Verilog verification setup for codesign using QEMU and SystemC-TLM enabling **development of Firmware and RTL simultaneously**.
- Uses Remote Port IPC to connect the QEMU Virtual machine and the Verilator simulation.

Tyche: Adaptive Traffic control using Deep Reinforcement Learning (Deep Q-Network and PPO) and Cityflow OpenAI gym environment.

<https://github.com/Karthikeyan564/Tyche>

June 2020 - October 2020

- **Reduced simulated average traffic travel time by 87.77%** for a 1x1 intersection as compared to a classical timed intersection.
- **Reduced simulated average traffic travel time** for real data from the **City of London by 46.92%** as compared to the data baseline.