

States

ADD/ADC/APZ/APX/NDV/NDI/APZ  
S<sub>0</sub>

pc → memq, X, aluA  
memd → IX  
aluB → +/  
aluC → temp

temp → PC  
11-9 → A<sub>1</sub>  
8-6 → A<sub>2</sub>  
P<sub>1</sub> → T<sub>1</sub>  
P<sub>2</sub> → T<sub>2</sub>  
X → aluA  
Immq → aluB  
aluC → T<sub>3</sub>  
PC → T<sub>4</sub>  
temp

S<sub>2</sub>

S<sub>3</sub>

T<sub>1</sub> - aluA  
T<sub>2</sub> - aluB  
aluC - T<sub>3</sub>  
aluZero - Z  
aluCarry - C

S<sub>3</sub> → A<sub>3</sub>  
T<sub>3</sub> → P<sub>3</sub>

States

ADI

DATE

$S_0$

$S_1$

$S_4$

$T_1 - \text{aluA}$

$S_0 - \text{Imm 6}$

$\text{Imm 6} - \text{aluB}$

$\text{aluC} - T_3$

$\text{aluCarry} - C$

$\text{aluZero} - Z$

$S_5$

$B_6 - A_3$

$T_3 - P_3$



States

DATE

~~20~~

dw

sw

s<sub>0</sub>

s<sub>0</sub>

|

|

s<sub>1</sub>

s<sub>1</sub>

|

s<sub>6</sub>

|

s<sub>7</sub>

s<sub>6</sub>

T<sub>2</sub> - alu B

Imm - alu A

alu C - T<sub>3</sub>

alu zer - Z

s<sub>7</sub>

s<sub>8</sub>

T<sub>3</sub> - dm<sub>q</sub>

dm<sub>d</sub> - T<sub>4</sub>

T<sub>1</sub> - dm<sub>in</sub>

T<sub>4</sub> - P<sub>3</sub>

11-9 → A<sub>3</sub>

T<sub>3</sub> - P<sub>2</sub>

Notes

DATE

LHI

S<sub>0</sub>

|

S<sub>1</sub>

$I_{min} 9 + 7101 \rightarrow \Phi_3$

$11 - 9 \rightarrow A_3$

BEQ

S<sub>0</sub>

|

S<sub>1</sub>

|

S<sub>10</sub>

$T_1 - \text{alu} A$

$T_2 \rightarrow \text{alu} B$

if alu-zero

$T_3 \rightarrow PC$



States

DATE . . .

TAX


$S_0$

|

$S_1$

|

$S_0$



States

DATE . . .

JdR

$s_0$

|

$s_1$

|

$s_{11}$

$T_1 - D_3$

$11 - 9 \rightarrow A_3$

$T_2 \rightarrow P_1$

JRI

$s_0$

|

$s_1$

|

$s_{12}$


$T_1 - a_1 \&$

$Imm_9 - a_1 \cup B$

$alec C - PC$




23/1/24

State machine

0-PM

DATE



Data path component



# MUX controls

DATE

	pcmux	azmux	d3mux	divAmux	aliBmux	t4mux
S <sub>0</sub>	<del>xx</del>	xx	x x	x x	xx	xx
S <sub>1</sub>	00	xx	x x	00	010	1
S <sub>2</sub>	xx			01	01	
S <sub>3</sub>		01	10			
S <sub>4</sub>				01	10	
S <sub>5</sub>		00	10			
S <sub>6</sub>				10	01	
S <sub>7</sub>						0
S <sub>8</sub>	01	10	01			
S <sub>9</sub>		10	00			
S <sub>10</sub>	01			01	01	
S <sub>11</sub>	10	10	01			
S <sub>12</sub>	11			01	00	
S <sub>13</sub>						
S <sub>14</sub>						
S <sub>15</sub>						
S <sub>16</sub>						
S <sub>17</sub>						



DATE . .

$$f_{\text{mux}} = \textcircled{2} \bar{B}$$

$$\text{alu } B_{\text{mux}} = \bar{A}\bar{C}, C$$

$$\text{alu } A_{\text{mux}} = BC, \bar{B}\bar{D} + \bar{C}\bar{D}$$

$$d_3 \text{ mux} = \bar{A}, \bar{D} + AC$$

$$a_3 \text{ mux} = A, \bar{A}.\bar{B}$$

$$pc \text{ mux} = B + CD, \cancel{A\bar{D}} \bar{D}$$



For this project, first we designed the components required for it, e.g., alu, 2x1mux, 4x2mux, registers, register files, instruction memory, data memory, register file, etc.

Then, we made states corresponding to each operation, finally we got 13 states (0 to 12). So is instruction fetch & S<sub>1</sub> is instruction decode after that we had to use different if statements that worked as decoders determining the next state according to the state machine diagram.

We ~~was~~ assembled all the components to make our big component of data path which takes as input clk, rst and control bits and output as C flag, Z flag, zero-out. of alu, opcode and bunc.

Then, in final IITBRIIS(2022), we have implemented state machine logic and also set write enable of registers, register file and data memory wherever required.

For setting control bits for muxes, we used K-maps to get formulas for every control bit of muxes.