ADD ADC /ADZ /ADD / ND PATE/N'D ( / MPZ Je -> meng x, alu A Johns mend > Ix Dalys -> +1 alu ( > Ros feur) fenr > PC 8-6-9Az x -> alyA Jamy -> duß alu ( -> T3 52 1- Alux Tr - aluB Clu (- T3 alerzero alreavey - C

DATE 50 Ty - aluA aly com alyren


DATE 50 du zen.

DATE SHI BEP 50 - ale A Salub if alu vero

DATE So 50

DATE JAR .511 Ty-D3 11-9 -> As

DATE かんこうな THZ) machine



MUX controls dam yo falu A my o alli Bines ft myx PCMUS ORMUS 50 Sick S, 00 X 00 010 52 20 01 01 01 10 54 10 61 55 00 Sa 01 Sz 28 Sq 5,0 Su Sn SIG

5

DATE

tomas = BB alu Bmax = AC, C aly Amyx = BC, BD+CD 93 my x = DC my D = B+CD

For this project, first we designed the components required to for it, e.g., aly eximys, yxzmyx, registers, register files, instruction momory deta menory, register pile, etc. Then, we made states rossesponding to each operation, finally ore got 13 states (0 for-12), So ix instruction getch 2 S, is instruction decode after that we had to ask different if statement & that vortced as decoders determining the next state according to the state madrène diagram. We was assembled all the compared of data path which tales of supret dk, ost and control bits and out put as C play, and bunc.

DATE

Then, in final IIIBRIS(2022)
we have implemented Audo
madrine logic and also set
write enable of registors, registor
file and drafa memory wherever
required.

for selfring control bits por muses, I we used K-maps to get promulas per every control bit of muses.