6KS04 - Computer Architecture (10335)

* Required

6KS04 - Computer Architecture (10335)

Instructions:

- 1. All 40 MCQ questions are compulsory.
- 2. Every question carries two (02) marks.
- 3. Exam time: 60 Minutes (1 Hr.).
- 4. No negative marking.

* 2 points

- 1) ARM stands for -----
 - A) Advanced Rate Machines
 - C) Artificial Running Machines
- B) Advanced RISC Machines
- D) Aviary Running Machines



Α

В			
O c			
O D			

* 2 points

2 ARM processors where basically designed for ----A) Main frame systems
B) Distributed systems
C) Mobile systems
D) Super computers

A

B

C

D

4

2 points

- 3) The address space in ARM is -----
 - A) 224
 - $C) 2^{16}$

- B) 264
- D) 2^{32}

- \bigcirc A
- О В
- \bigcirc
- D

*		2 p	ooints
4)	The bit present in the op code	, indicating which of the operands is the source is called as	
	A) SRC bit	B) Indirection bit	
	C) Direction bit	D) FRM bit	
	A B C		
0	D		

*			2 points
5)	The CPU of a Computer takes instruct is called	ion from the memory and executes them. This	process
	A) Load cycle	B) Time sequence	
	C) Fetch-execute cycle	D) None of these	
0	A		
0	В		
•	С		
0	D		

*		2 points
6)	Run time mapping from virtual to ph	ysical address is done by
	A) Memory Management Unit	B) CPU
	C) PCI	D) None of the above
A	A	
O B	3	
O 0		
O D		

2 points
-
instruction
process

*		2 points
8)	Serial Peripheral Interface bus allows A) Half/full B) Synchronous C) Serial communication with external devices D) All of the above	
0	A	
0	В	
0	C	
•	D	

*		2 points
9)	A process is thrashing if A) it is spending more time paging management than executing B) it is spending less time paging than executing C) page fault occurs very infrequently D) swapping could not take place	
A		
ОВ		
O 0		
O D		

*	2 points
 The average time required to reach a storage location in memory and obtain its called A) Latency time B) Access time C) Turnaround time D) Response time 	contents is
O A	
B	
○ c	
O D	

*	2 points
11) Which of the following register in ARM7 is used to point to the location of cur executing instruction in a program? A) R1 B) R5 C) R15 D) R8	rently
O A	
ОВ	
O D	

*		2 points
12)	current processor mode. ii) R14 is the link register whe	the stack pointer and stores the head of the stack in the ere the core puts the return address on executing a subroutine. and contains the address of the next instruction to be fetched B) i and ii are true D) i and iii are true
O	A	
0	В	
0	С	
0	D	

*		2 points
13)	executing 4 instructions of t	les for execution, then how many cycles are needed for he same type in a sequence using a 3-stage pipeline? terrupts or exceptions while executing them.
	A) 12 cycles	B) 6 cycles
	C) 9 cycles	D) 4 cycles
0	A	
()	В	
0	C	
0	D	

*			2 points
14)	Which of the following processor belon family?	g to Reduced Instruction Set Computers	(RISC)
	A) ARM	B) AVR	
	C) MIPS	D) All of the above	
0	A B C D		

*	2 points
The fetch and execution cycles a A) Modification in processor ar	are interleaved with the help of chitecture B) Clock
C) Special unit	D) Control unit
O A	
В	
○ c	
O D	

*

16) Each stage in pipelining should be completed within ----- cycle.

A) 1
B) 2
C) 3
D) 4

A
B
C
C
D

*	2 points
17) To increase the speed of memory a	access in pipelining, we make use of
A) Special memory locations	B) Special purpose registers
C) Cache	D) Buffers
O A	
ОВ	
O D	

*	2 points
18) The situation wherein the data	of operands are not available is called
A) Data hazard	B) Stock
C) Deadlock	D) Structural hazard
ABC	
O D	

*			2 points
19)	Which of the following is not a visib: A) General Purpose Registers C) Status Register	le register? B) Address Register D) MAR	
	A		
O E	3		
\bigcirc \bigcirc			
O [

*	2 points
20) Which of the following is a data transfer instruction? A) STA 16-bit address B) ADD A, B C) MUL C, D D) RET	
A	
ОВ	
○ c	
O D	

*	2 points
21) Pipelining strategy is called implement.A) instruction executionC) instruction decoding	B) instruction prefetch D) instruction manipulation
O A	
B	
○ c	
O D	

*	2 points
22) The computer architecture	aimed at reducing the time of execution of instructions is
A) CISC	B) RISC
C) ISA	D) ANNA
AB	
Ос	
O D	

*	2 points
23) Out of the following which is	not a CISC machine.
A) IBM 370/168	B) VAX 11/780
C) Intel 80486	D) Motorola A567
O A	
ОВ	
O c	
D	

*		2 points
24)	What are the significant designing issue Processors?	ues/factors taken into consideration for RISC
	A) Simplicity in instruction set	B) Pipeline Instruction Optimization
	C) Register Usage Optimization	D) All of the above
0	А	
0	В	
0	C	
	D	

*		
		2 points
25)		semble physically similar to the parameter register of ister operation in an overlapping window of RISC
	A) Local Register	B) Temporary Register
	C) Parameter Register	D) All of the above
0	A	
•	В	
0	С	
0	D	

*			2 points
26)	The iconic feature of the RISC machine ar	non	g the following are
	A) Reduced number of addressing modes	B)	Increased memory size
	C) Having a branch delay slot	D)	All of the above
O A			
ОВ			
C			
O D			

*	2 points
27) The stalling of the processor du	ue to the unavailability of the instructions is called as
A) Control hazard	B) Structure hazard
C) Input hazard	D) None of the mentioned
AB	
0 8	
O c	
O D	

*	2 points
28)	The concept of pipelining is most effective in improving performance if the tasks being performed in different stages:
	A) require different amount of time
	B) require about the same amount of time
	C) require different amount of time with time difference between any two tasks being same
	D) require different amount with time difference between any two tasks being different
0	A
0	В
()	C
0	D

*		2 points
29)	The average number of steps taken to exthan one by following A) ISA C) Super-scaling	B) Pipe-lining D) Sequential
	A B C	
0	D	

*	2 points
30) Both the CISC and RISC architectu A) Cost C) Semantic gap	B) Time delay D) All of the mentioned
O A	D) The of the mentioned
BC	
O D	

*	2 points
31) What is the control unit's function in the CPU? A) to transfer data to primary storage B) to store progra C) to perform logic operations D) to decode program	
O A	
ОВ	
○ c	
D	

*			2 points
32) Mem	ory access in RISC architec	cture is limited to instructions.	
A) C	ALL and RET	B) PUSH and POP	
C) S	TA and LDA	D) MOV and JMP	
O A			
ОВ			
O C			
O D			

*	2 points
33) If the control signals are general of controlled unit.	ted by combinational logic, then they are generated by a type
A) Micro programmed	B) Software
C) Logic	D) Hardwired
O A	
ОВ	
O c	
D	

*		2 pc	oints
34) Broader con	ncept offers Cloud co	omputing to select which of the following	z .
A) Parallel	computing	B) Centralized computing	
C) Utility of	computing	D) Decentralized computing	
ABCD			

*	2 points
35) Virtualization that creates one s	ingle address space architecture that of, is called
A) Loosely coupled	B) Peer-to-Peer
C) Space-based	D) Tightly coupled
○ A○ B	
⊙ C	
O D	

!

*		2 points
36)		is a dynamic connection that grows is called
	A) Multithreading C) Internet of things	B) Cyber cycle D) Cyber-physical system
	A B	
0 1	D	

*		2 points
37) What kind of a flag is the sign i	flag?	
A) General Purpose	B) Status	
C) Address	D) Instruction	
O A		
B		
O c		
O D		

*				2 points
38)	The iconic feature of the RISC machine an	non	g the following are	
	A) Reduced number of addressing modes	B)	Increased memory	size
	C) Having a branch delay slot	D)	All of the above	
O A				
ОВ				
C				
O D				

*	2 points
39) The length of a register is called	I
A) word limit	B) word size
C) register limit	D) register size
O A	
В	
○ c	
O D	

*		2 points
40)	40) The time lost due to the branch instruction is often referred to as	
	A) Latency	B) Delay
	C) Branch penalty	D) None of the mentioned
O A		
ОВ		
C		
O D		
Back	Submit	Page 2 of 2

Never submit passwords through Google Forms.

This content is neither created nor endorsed by Google. Report Abuse - Terms of Service - Privacy Policy

Google Forms