
HSYNCHRONOUS DATA TRANSFER

The internal operations in a digital system are synchronized by means of clock pulses supplied by a common pulse generator. I clock pulses are applied to all registers within la unit and all data transfels among internal negisters occurs simultaneously during the occurative of clock pluse. Two units such as (covand 1/0 interface, and designed independently of each other; of register in the interface share a common clock with CIV registers, the transfer b/w the two units is said to be synchronous. In most cases, the internal timing in each unit is independent from the other in that each Gesits man private clock for internal registers. In that case, the two units are said to be asynchronous to each other.

Asynchronous data transfer between two infedendent units requires that control signals be transmitted blue the Communicating units to indicate the time at which data is being transmitted - one way of achieving this is by Strobe pulse supplied by one of the united to indicate to the other unit When the transfer has to occur. Another method used is to accompany each data item being transferred with a control signal that indicates the presence of data in the bus. The unit receiving the data item nextends with another control signal Ho acknowledge receipt of the data. This type of agreement between two independent units is rejerted to as handshaking

In general case We consider the transmitting unit as the source and receiving unit as the destination. For Eg: The CPV is the source unit (during an output or a write) transfer and it is the distinction unit during an imput or read transfer. It is necessary to sperify the asynchronous transfer book two independent units by means of timey diagram that shows relationship that exist b/w control signals & the data in the bused.




The strobe control method of asynchronous data transfer. The employe a single control like to time each transfer. The strobe may be activated by either the source or the destination that.

The data bus carries the binary information from source unit to the distinction unit. Typically, the bus has multiple lines to transfer an entire leyer or world. The strobe is a single line that informs the destination unit when a valid data word is available in the bus.

As shown in diagram, the source unit first places the data on the data bus. After a brief delay to ensure that the data settle to a steady value, the source activates stroke pulse. The information on data bus and stroke signal remain in the active state for a sufficient time period to allow the destination unit to receive the data. Often the destination destination unit to receive the data often the destination unit uses the falling edge: of the stroke pulse to transfer the unit uses the falling edge: of the stroke pulse to transfer the unit uses the data bus into one of its internal registers. Contents of the data bus into one of its internal registers. The source removes the data from the bus a brief that period after it disables its stroke pulse. The fact that period after it disables its stroke pulse. The data bus the stroke signal is disabled indicates that the data bus the stroke signal is disabled indicates that the data bus

The strobe in this figure could be memory wente control signal.


The strobe in this figure could be memory with the souther being a CPU, places from the CPU to a memory unit. The souther being a CPU, places a word on the data bus and informs the memory unit, which is the destination, that this is a write operation.



In this case the distination unit activates the stroke fulse, informing the source to provide the data. The source unit xesbonds by peacity the requested binary information on the data bus! The data must be valid & semain in the bus long enough for the distination unit to accept it. The falling edge of the strobe pulse can be used again to trigger and destination register. The distinction but then disable the shope. The source removes the data from the lows after a predetermined time interval. eg. The strobe in this figure could be memory read control. I signal from the CPU to a memory unit. The destination, the CPV, initiates the read operations to inform the memory, which is the source, to place a selected word into the data bus.


The disadvantage of the studbe method is that the source unit that initiates the transfer has no way of knowing whether the destination unit has actually received the data (item that was placed in the bus. similarly, a destination unit that initiates the transfer has no way Joj knowing whether the source unit has actually placed stated on the bus. The handshake method solves this problem by introducing a second control signal-that provides a reply to the unit that initialis the transfer. The basic principle of two-wire handshaking method of data transfer is as follow?

One Control line is in the same direction as the data of flow in the bus from the source to distination. It is used by the source limit to inform the distination unit whether there are valid data in the bus. The other Control line is in the other direction from the destination to the source. It is used by the distination unit to inform the source whither it can facapt data. The to inform the source whither it can facapt data. The seguince of control during the transfer depends on the unit that initiates—the transfer.



This handshaking lines are data valid, which is generated by Source unit, and I data accepted, generated by the distination unit. The timing diagram shows the exchange of signals blue the two units. The sequence of events listed shows four possible states that the system can be at any given time.

The Sover UNIT initiates the transfer by blacing the data on the bus and enabling its clata valid signal. The olata accepted signal is activated by the destination unit after it accepts the data from the bus. The source unit then disables its data valid signal, which invalidates the data on the bus. The destination and then disable its data accepted signal to the system goes into its initial state. The source doesnot send the nort data item until after the destination unit shows its readiness to accept new data by disabling its data accepted signal.



The source unit in this case does not place data on the bus Until after it services the ready for data signal from the destination unit. From there on the hand shaking procedure follows the same pattern as in the source initiated case.

The handshaking scheme provides a high degree of flexibility and netiability (because the successful completion of a data transfer relies on active participation of both units! one unit is faulty, the data transfer will not be completed Buch an Euros can be detected by means of a timeout mechanism which produces an ALARM if the data transfer is not computed within a predetermined time. The timeout is implemented by means of an internal clock that starts country time when the unit chables one of its handshaking controll signals.

Asynchronous Social Transfer

The transfer of data between two units may be dome

Parallel Data Transmission

1. In farallel data transmission, each but of message has its own path and the totall message is transmitted at the same theme. This means that n-but message must be transmitted through n seperate conductor paths!

2. It is fast but requires many

3. It is used for short distances

Serial Data Transmission

1. In Social data transmissións each but in the musage is sent in sequence once at a time. This method requires the use of one pair of conductor or one

2. It is slower but is less expensive.


3. It is used for long distances.

Synchronous Sevial Transmission can be Asynchronous

In synchronous bransmission, the two units share a common clock frequency and bits are transmitted

continuously at the nate dictated by clock pulse. In asynchlonous transmission, linery information is sent only when lit is available and the line Jumains idle when there I is no information to be transmitted.

A social asynchronous data transmission technique used in many interactive terminals employs special bits that are insurted at both ends of character codi. Kith-this technique, each character remaists of three parts: a start bit, character bids & Stop lits. The combition is that the transmitter rests at the 1-state when no characters are transmitted. The first but called the start leit, is always O and is used to indicate the beginning of characters. The last bit called the stop but is always



A transmitted character can be detected by the receiver from knowledge of the transmission rules:


1. When a character is not being sent, the line is kept in 1-state of. The initiation of a character transmission is detected from the start bit, which is always 0.

3. The Character bits always follow the start bit.

4. After the last leit of the character is transmitted, a stop bit is detected when the line returns to the 1-state for alleast one let time.

consider the social transmission of a terminal whose transfer rate is 10 character per second, rach transmitted character

Consists of a start bit, eight information bits and two stop @ bits, for a total 11 bits? Ten character per second means had each character takes 0.18 for transfer. Since there are 11 bits to be transmitted, it follows that the bit time is 9.09 ms. The bound rate is defined as the rate at which serial information is transmitted and is equivalent to the data transfer mation is transmitted and is equivalent to the data transfer in life per second. Ten character per second with an 11 bit in life per second. Ten character per second with an 11 bit



It functions as both a transmitter and a securer. The intereface is initialized for a particular mode of transfer by a means of control legte that is loaded into its control Register ! The Transmitter register accepts a data leyte from the UV through the databus. This legte is transferred to a schift register for Sevial transmission The secretiver faction secreties social information into an another Shift register, and when a complete data byte is accumulated it is transferred to the receiver negister. The IPV can select the receiver register to read the byte through the data bus. The bils in the status register are used for input and output flags and for recording certain errors that may occur duamp the transmission o The chip select ((s) input is used to select (the interface through the address lows. The Register Select (RS) is associated with the read (RO) and write (WR) controle. Two negisters are write only and two are read-only. The register selected is a function of the Rs value and the RD and WR status as listed in table

The eferation of the asynchronous communication interface is initialized by the CPV by sending a byte to the control Register. The initialization phroadured places the interface in a feature mode of operation as it defines certain foranctures such as band note to use, here many stop leits are appended to each character. Two bids in the status negister are used as flags. Character. Two bids in the status negister are used as flags. One bit are used to indicate whether the transmitter register is empty and another bid is used to indicate whether the received negister is full.

OPERATION OF TRANSMITTER PORTION OF INTERFACE:

The CPV reads the status register and chicks the flag to see if

the transmitter register is empty, of it is empty, the CPU transfer,

a character to the transmitter register and interface clears

the flag to mark the register full. The first bit in the transmitter

shift fregister is used to 0 to generate a start bit. The

Character is transferred in parallel from the transmitter negister

to the Shift register and number of stop bits are appended

into the shift register. The transmitter register is marked empty

The character can now be transmitted one but at a time by (10) Shifting the data in the shift register at specified bound! Ital (The CPV can transfer another character to the transmitter negister after chicking the flag in the status register. The interface is said to be double buffered because a new character can be loaded as soon as previous fine starts transmission.

OPERATION OF RECEIVER PORTION OF INTERFACE:

The receiver receive data input is in the 1- state when the line is idle. The receiver control monitors the neceive-data line for a O signal to detect the occurance of a start bit. Once a start bit has been detected, the incoming lists of the character are Shifted into the shift register at I the presonded bound rate. The chairacter without the start and stop lets is then transferred in forallel from the shift register to the receiver register The flag is status sugister is bet to indicate that the receiver segister is full. The less reads the status segister and check the flag, and if set, it reads the data from the receiver

The interface checks for any possible enous during. transmission and sets appropriate bid in the status registra Three possible errors that the interface checks during transmission are parity evol, framing error, oversun corre PARITY ERROR occurs of the number of 1's in the received data is not the covert fairty. FRAMING ERROR occurs of the right number of stop lits is

not detected at the end of the received character.

OVERRUN ERFOR occurs of the CPU doesnot read the character from the seccurer segister before the next one becomes available in the shift register.

FIRST IN, FIRST OUT BUFFER A first in, first out (FIFO) buffer is a memory unit that stores information in such a manner that the item (first in is the item foist out. A FIFO buffer comes with separate input and output terminals. The important feature of this buffer is that it

can input data and output data at two different reales. FIFO buffer can be useful in application when data are transfored asynchrohously. It biles up data as they tome in and gives then away in the same order when the data are needed. Register Date: clock dock cook chock grout Delete (4x4 buffer FIFO) Noster It consists of four 4 bit registers RI, I=1, 2, 3,4 and a. central Register with fupflops fi, i=1,2,3,4 one for each register The fifo can store four words of four bits each the number of bits per word can be increased by increasing the number of bits in each register and the no of woods from be increased invuosing the ne of negisters. A the floop Fi in the control register that is set to 1 indicates that a 4 bet data word is stored in the corresponding register RI. A 0 in fi indicates that the corresponding neglister does not

contain valid data. The control register directs the movement of . data through the registers. Whenever the fi but of the control negister is set (fi=1) land the fit bit is neset (fi+1=1), a clock is generated causing register R(I+1) to accept the data from register R7. Data are inserted into the buffer provided that the input ready signal is conabled. This occurs when the first control flipfedo fi is reset, indicating that register Pl is empty. Data are loaded from the input lines by enabling the clock he RI through the insent control line. The data falling through the gregister stack up at the offend. The output ready without line is enabled when the fast control the output nearly that there are valid data in the off fits floop fit is feet, indicating that there are accepted by a distination region R4. The off data from R4 are accepted by a distination unit, which then crabbes the delete control signal. This reset unit, which then crabbes the delete control signal. f4, lausing off ready to disable, indicating the data on the Of our no llonger valid. Duly after the dutil signal goes back to 0 can the data from R3 more into R4. of files is empty, there Will be no data in R3 and F4 will remain in reset state.

MODES OF TRANSFER:

Binary information received from an external device is usually stored in memory. Information transferred from the central computer into an external device originates in the memory unit. The CPU merely executes the I/o instructions, but artimate solvice O'c destination is the memory unit. Data transfer blu the central computer and I/O delete may be handled in variety of modes some modes use the CPU as an intermediate path; Other transfers the data directly to and from the memory unit. Data transfir to and from peripherals may be handled in one of - hree possible modes.

1. Krogrammed I/O.

2. Interrupt - initiated I/O

3. Direct Memory access (DMA)