INTRODUCTION;

This group of instructions perform another operations such as addition, subtraction, increment and decrement.

[ADDITION:] Any 8-bit number, or the contents of a negister or the contents of a memory location can be ladded to the contents of the accumulator and the sum is stored in the accumulator: No two other Elect registers can be added directly

SUBTRACTION: + Any 8 bit number, or the contents of a register or the contents of a memory location can be subtrabted from the contents of the becumulator and the results stored in the accumulator. The subtraction is performed in 2's complement, and the results if negative, and expressed in 2's complement. No two other registers can be subtracted directly

INCREMENT DECREMENT: + The 8 list contents of a register of a memory location can be incremented or devamented by 1. Similarly, the 16 bit contents of a siegister poin (such as BC) can be Vinoumented or decremented by 1. These increment and decrement operations differ from addition and subtraction in an important way is they can be performed in any one of the registers or I'm a merriory location. The withmetic group of instructions wholude following instructions: 16. WRM 11. SBB M.

6. ACI data 1. ADD R 17. DCRR

12 · SUI data 7. DAD RP a. ADD M

18' DCR M 8. SUBR 13. SBI data 3. ADCR

19. INX Rp 9, SUB M 4. ADC M 14. DAA

a. DCX Kp 10. S.BBR 15. INRR 5. ADI data

Mramenic	ADDR	
theration	A=A+R	
No of ces	lbyte	
Machine	2 (06)	

Algorialling	A <- A+R
flags	Kithe flagsox mediful
Add node	Register addressing made
T-states	4

DISCRIPTION: - Add register R contents to accumulator

- . This instruction adds the contents of register R and accumulator. The result is stored in the accumulator.
- . The siegister R can be any general perspose siegister like A,B,C,
- · In addition to the result in accumulator all the flags are modified to reflect the result of operation.

Example: ADD C A -A+C

· Let A = 47H, C=51H and instruction ADDC is executed.


The addition is performed in heradicinal no system. The status of

i) zero: The zero flag is just as the result is not equal to o.

ii) Parity: The parity flag is reset as the result contains odd.

iii) Sign; sign flag is set as the MSB bit of the result is 1.

- iv) larry: The carry flag is reset as there is no carry from.
- V) Auxiliary carry: The AC flag is reset as there is no carry from B3 but to B4 bit of result.



2. ADD M

Knemonit	ADD M
devation	A= A+M OE A= A+(HL)
No of Byles	leyte
Hacking	&(OF+MR)

Pigo	A + A+M OLA + A+(HL)
Flags	All feags are modified
Azidit;	Induct addressing mode.

• This instruction uses the HL register pair as a meniory

pointer. The contents of minion location addressed by THL pair are added to the contents of the accumulator. The result is stored in the accumulator.

. To reflect the status of result all the flags are modified.

· The contents of meniory location remain bunchanged.


EXAMPLE: ADDM

· Let A = 15H H = COH, L = OSH, at memory location COOS: 02H is stored and the instruction (ADD M is executed.

$$A + (HL) \rightarrow A$$

$$15 + 02 \rightarrow 17$$

$$A = 17H$$



3. ADC R

themonic.	ADCR
operation	A=A+R+CY
No oles	1 bytes
Machine	1(OF)

Algorithm	A C A+R+CY
flogs	All flags are modified
Addr. Mode	Register addressing mode
T-states	4

DESCRIPTION: - Add register R and carry flag contents to

- · This instruction adds the contents of the specified register. Kto the contents of accumulator with carry. The result is stored in accumulator.
- · The register R is any general purpose register like A,B,C,

EXAMPLE: ADCH A = A+H+CY

· Let A=3FH, H=20H, CY=1 and the instruction ADCH is executed

Scanned with CamScanner

(Result)

- · The flag status is as follows: CY=0, z=0, P=1, AC=1, S=0
- · The carry glay will be reset becz the addition has not produced
- · The fairty flag is set becz the parity of addition is even parity. The Jauniliany carry flag is set as there is vary from B3 bit to B4 bit of result.

L The M = 20	1 90 - L The 11 - 20	SZ AC P	1 F - 60	SZ AC P CY
contents of	contents of pc of pc accumulator accumulator		E / D	5
	Decore execution accumulator actual execution	20 -	contents of	0

4. ADCM

Mnemonic	ADC M
Operation	A = A+M+CY o'C A = A+(HL)+CY
No other	1 byte
Machine	&(of +MR)

Algorithm	A CA+ (HL)+CY
Flogs	All flags we modified
Addr. Mode	Inducect addressing
T-states	7(4+3)

• This instruction uses the HL fail as memory boniter. They contents of the memory location addressed by the HL register fair and carry flag are added with the accumulator contents. The sesult is stored in the accumulator

EXAMPLE


ADC M

A = A+ (HL) +CY

· Let A = 10H, H = COH, L=02H, CY=1 and at memory location coo2: 204 is stored and the instruction ADOM. is executed.

. The flag status is as follow: cy=0 as no carry is generated Z=0 sesult is not zero P=0 as odd number of I's are present in result

S = Oas By bit is zero. AC= 0 as no carry from



5. ADI data

Mnemonic	ADI Bata
operation	A=A+data
No of Bytes	2 bytes TIRSO BYTE: Operate, SCIEND BYTE: 8 bit data
Machine	2 (OF+MR)

Algerithm	A ← A+data
Flags	All the flags are modified
Addit.	Immediate Addressing
T-state	7(4+3)

DESCRIPTION: - Add immediate 8 bit data to accumulator. · This instruction adds the 8-bit data given within the

EXAMPLE: ADI BTH

- · This instruction will add B7H to the accumulator & store result in the accumulator.
- · Let A = 594 and the instruction ADI B74 is executed.

A	0101	1001
+8bitdata	1011	0111
A 1	0001	0000
СУ		

- · The result is A = 10H.
- · The flag status is as follow:


CY = 1 as carry is generated from By bet

Z=0 as result is not zero

AC = 1 as carry is generated from By bit to By bit

P= 0 as odd number of 1's we present in result

S = Oas By bit is zero.



6. ACI data

Hrymonic	ACI data
operation	A=A+8bitdala+
No of Bytes	2 bytes Tristbyte: Opcode Sciend byte: 8 bildata
Hachine Lydes	&(of+MR)

Algorathm	A + A + data + cy
Flags	All flags are modified
Addr. Mode	Immediate addressing
T-states	7(4+3)

DESCRIPTION: - Add immediate data and carry to accumulater.

This instruction adds the immediate data, carry flag with the contents of accumulator and stores the result in the accumulator.

EXAMPLE: ACI 20H

This instruction will add 8 bit data, 2014 to the contents of accumulator and result is stored in the accumulator.

Let A = COH CY = O

The flag status is as follows:


CY = 0 as no carry is generated from By bit.

P = 0 as odd number of 1's are present in the result.

AC = 0 as no carry is generated from By to By bit.

Z = 0 as result is not zero.

S = 1 as By bit is set.



The data 2011 is added to the contents of register A along with carry and the result is stored in rieg ister A.

7 DAD RP

Hremonic	DADRO
operation	HL=HL+RP
No of Bytes	1 byte
Hachine Ujeles	3(0F+BI+BI)

Algorithm	HL - HL+RP
Flags 1 Addr. Hode	Register Addressing
,T-states	10 (4+3+3)

DESCRIPTION: - Add the specified negister pair to HL pair.

· This instruction adds the contents of the specified register paire to HL pair and stores the result in HL pair.

· The negister pair Rp is a 16 bit negister pair like BC, DE, HL: or stack pointer.

· Only higher order negister is to be specified for negister pair within that instruction.

Only carry flag is modified to reflect the status of result.

DAD D EXAMPLE

·Let D=204, E=354, H=804, L=454, F=10x1x0x1 and instruction DAD D is executed.

DE , 2035 H HL+8045 H

· The larry flag will be neset as there is hocarry from By list

HL AO7A (Result) . HL Will contain AO7A

as secoult.

. The operation is a 16 bit addition. But as 8085 is as let proceede, it requires additional time to complete the instruction execution. In that time 8085 is busy in execution so it enters low lole machine cycle. During the bus idle machine cycle no operation on the Obrus is performed. The fetching of next instruction is stopped by not given control signal RD and ALE. PC is not incomented by

In all total 3 machine cycles required:

(1) OPCODE fetch

(2) Bus idle machine cycle

(3) Bus ide machine eyele.

- 80 35 E D D - 20 35 80 45 L HL 1 HD A0 7A	1	OMIN	OMF	A	•	10010 No
80 45 L HL 1 HD A0 7A	 80	35	- E D		- 20	35
		45	L	\a	Ao	74

BEFORE EXECUTION

AFTER EXECUTION

The contents of register pour Df are added with contents of negister pair OIL bind the result is stored in negister pair HL

SUBTRACTION

1. SUB R

Mammil	SUBR	
operation	A = A-R	
No of Byles	lbyte	
Machine	1(of)	

Algorithm	A-A-R
Flago	All flogs are modified.
Addr. Mode	Register addressing made.
T-states	4

DESCRIPTION: - Subtract sieguster from accumulator · This instruction subtracts the contents of the specified register from the contents of the accumulator and the Hobult is stored in accumulator. · The contents of register R are not altered. · The Register R can be any general purpose siegister like A, B, C, D, E, H Or L. EXAMPLE: SUB B Let A = 37H, B = 40H and the instruction SUB B is executed. B = 0100 0000 d's complement of = 1100 0000 · No carry is generated, so A = 0011 0111 CY=0. The microprocessor complements the early. So discomplement of B =+ 1100 0000 CY=1. This indicated that 1111 0111 Heaut is negative and in 2's complement form. · The flag status will be as follow: - Z= b as result is not zero. P=0 as odd no of is are present in the result. Ac = 0 as there is no carry from By bit to By bit. 8=1 as By but is set. 4=1 SZ ACP SZ ACP CY 1/0/MOMOM FF -37 40 40 B B

D

Bask subtracted from A

The H

contints SP

D


H

SP PC

BEFORE EXECUTION

AFTER EXECUTION

Scanned with CamScanner



from contents of bregister A andrewet

is stated in Higher A:

SUB'M -	
A = A-M OL A - A- (HL)	
1 byte	
& (of+MR)	-
	A=A-MOE A=A-(HL) Ibyte

Algorithm	A CA-M
Tlags	All flags are modified
Addr. Mode	Indirect addressing
T-states	7(4+3)

DESCRIPTION: - Subtract data in menuory from accumulator

· This instruction will subtract the contents of meniory location pointed by HL negister fair from the contents top that accumulator. The result is stored in the accumulator. The HL negister fair is used as memory pointer.

. The subtraction is done in the same way as SUB R instruction

EXAMPLE: - SUB M. A=A-(HL)

Let A= 50H, H=C2H, L=00 H at the memory location: c200H: 20H is stored and instruction SUBM is executed.

(HL) 0010 0000 a's complement of data 1110 0000 at memory location

A 0101 0000

2's complement of data + 11100000 at miniory excation.


[] 0011 0000 (Result)

· larry is generated. Hence the nicroprocessor complements the carry so y = 0. This represents that the result is positive to in normall form.

· The status of the flag will be as follow:

7=0 as result is not zero

P= las result contains even no el 1s. S=0 as By bit is not set AC=0 as no carry is generated from By to By list.



The contents of memory location (2004) are subtracted from the register A and result is stored in register A

3. SBB R

Mremonic	SBB R
speration	A=A-R-CY
No of	lbyte
Machine	1(of)

Algorithm	A ← A-R-CY
flags	All flags are modified
Aldri Mode	Register addressing
T-states	4

DESCRIPTION: - Subtract register and borrow flag from accumulators

- · This instruction subtracts register R and borrow flag contents from the contents of the accumulator. The result is placed in the accumulator
- . The carry flag is called as borrow flag for subtraction nelated matrictions.
- . The register R may be any general perspose register like A, B, C; D, E, M or L.

EXAMPLE: - SBB C A = A-C-CY

· The subtraction is performed using 2's complement method. First the borrow flag is added to negister (C and then this number is subtracted from the accumulator.

Let A = 37H, C = 3FH and carry is borrow flag is set and SBB instruction is executed. C = 0011 1111 · No carry is generated Hence & the microfroassor Bollow =+ complements the warry, 0000 0100 so carry flag is set, Hence Upointh flag 0000 2's complement 1100 is set. This greprietits that the gusult is A 00 11 0111 negative and in 0111 A IIII V 2's complement . The status of the flags will be as follows: P=0 as there are odd no of is in the S=1 asBy bit is I jusuit. AC=0 as there is no carry from CY = 1 Z=0 as the fewelt is not zero Bit By to bit By AC P 37 3F B В D D И H The contents SP SP a register PC PC BEFORE EXECUTION carry are AFTER EXECUTION subtracted from contents of register A and result is stored in Highter A

4. SBBM

#

SBB M
A = A-M-CY 00 A = A-(HL)-CY
Ibyte
&(OF+HR)

Algorithm	AC-A-M-CY
Flags	All flags are modified
Addr. Mode	Indirect addressing
T-states	न(4+3)

DESCRIPTION: - Subtract data in meniony and borrow flag

This instruction, subtracts the contents of memory location pointed by HL negister pair and borrow flog from the contents of accumulator. The sessel is lettered in the accumulator.

· The HL register pair acts as menery pointer.

EXAMPLE :- SBB M

Let A= 2011, H=20H, L=00H, CY=1 at minory location 2000H: 4FH is stored and the instruction of 3BB Mis executed

Data at miniory location 2000M: 4FH

Borrow flag: +1

50 H (0101 0000)

2's complement of 504: 10110000

A:+00100000

A 11010000 (Result = DOH).

· carry is not generated. The microprocessor complements the carry flag is set. The result is negative and in I's complement form.

· The status of the fing will be as follow:


CY=1

S = 1 as B7 let is 1.

AC = 0 as there is no carry from Bybit to Bybit.

P = 0 as there are odd number of is in result.

Z = 0 as the result is not zero.



memory coration and bourowaxe subtracted I from the contents of accumulator and result is stored in accumulator

5. SVI data

Mnemovic	SUIdata
operation	A= A-Sbit data
Negera	operate, and byte: S
Machine Lycles	& (of+MR)

Algorithm	A = A-8 bit data
Flogs	Al flags are modified
Addr. Mode	Immediate addressingle.
T-States	7(4+3)

DESCRIPTION: - Subtract immediate 8 bit data from accumulator

- · This instruction subtracts the 8 bit data given within the instruction and bossow flag from the contents of the accumulator. The nesult is stitled in accumulator.
- · The subtraction is performed by using 2's complement method.

A= A-50H EXAMPLE: SUI 50H Let A= 20H

> 0101 0000 Data.

1011 0000 25 complement:

.A: +, 0010 0000


0000 (Result DOM) 1101

No carry is generated. The microprocessor templements the carry flag. Hence, the carry flag is let. This indicates that the reduct is negative and in the 2's complement from.

. The status of the flags will be as follows:

C/=1 AC = 0 as there is no easily from lost By bit to By bit P=0 as there are odd to of is in the result.

Z=0 as the susuet is not zero



SBI data

trumonic	SBI data
operation	A = A-8 bit data-cy
no graftes	2 bytes; first byte; operate, 2nd byte; #611 dolls
Hachine Cycles	2(0F+MR)

Algorithm	A - A-8bil data-cy
flags	All flags are modified
Addr. Mode	Immediate addressing
Tstates	7 (4+3)

DESCRIPTION: - Subtract immediate 8 bit data and bosson flag from accumulator.


· This instruction subtracts the 8 bit data given within the instruction and the boreon flag from the contents of the accumulator. The result is should in the accumulator.

- · This instruction will subtract 4FH from the contents of the accumulator and the result is storted in the accumulator. .
- · Let A=20H, CY=1 and the instruction SBI 4FH is executed.

1011 0000 . L's complement of 504;

- · No carry is generated. Hence carry gray is set. This indicates that the result is negative and in the D's complement form.
- . The status of the flag will be as follows:

P=0 as there are odd number of I's in the result.



is not zero.

Memoric	DAA	- 1	· I lower nibble of A 79 02 AC=1
charation	9/ 13.0>9 or AC then A3-0=A3.0+06	н "	then lower nibble of A = lower nibble of A + 06 M • 91 higher nibble of A > 9 H or CY=1 then night hibble of A = higher of A + 06 H
	or 91 A ₇₋₄ 79 by CY: 1200 - A ₇₋₄ + OC	Flags	All flags are modified
Bytes Bytes	1 byte	Addr.	Implied addressing made
Hachine	1(OF)	7-state	4

DESCRIPTION: Decimal adjust accumulator

At sum in A is adjusted to facked BCD format.

· This instruction adjusts accumulator to backed BCD after adding two BCD numbers.

. This is the only instruction that uses the aunitrary carry flag.

The instruction works as follows:

- 1. If the value of low order of lits B3-B0 in the accumulator is greatered than 9 or if the AC flag is set , then the instruction adds 6 to the lower order 4 bits of the accumulator.
- a. If the value of the higher order 4 bits By-By in accumulator is greater than 9 or if the carry play is set, then the instruction adds 6 to the higher order 4 bits of the accumulator.
- The DAA instruction is used with the add instructions eg ADD, ADI etc to perform addition of a number in BCD. The add instructions adds the two BCD numbers in hexadicimal form and the DAA instruction converts this hexadicimal result to BCD format.

EXAMPLE: MVIA, 12H
ADI 39 H

To add two BCD numbers 12 and 39 and get the result in BCD form.

Data + 0011 1001 39 0100 1011 4B

The value of lower order 4 bits is greater than 9. Hence, 6 is added to low order 4 bits.

Thus, result in accumulator = 51 in BCD form.



1 INRR

Mrimonic	INRR
Operation	R=R+1
No of Bytes	lbyte
Machine	1(0)

Algorithm	· R← R+1
flags .	Exapt larry all other
Addrivade	Register addr. Mode
T-States	4


DESCRIPTION: - Increment specified register

- · This instruction increments the contents of specified register by I and result is stored in the same register
- · The Register R can be any general purpose register like A, B, C, D, E, H Or L.
- . All the flags except the early flag are modified.

EXAMPLE: INRE E >E+1

Let E=2FH, flag register = 11x0x0x1 and instruction NRF is executed F 2FH

+ 14 E 30H



2 INRM

Mnemonic	INRM
operation	(ML)=(ML)+182 (M)=(M)+1
No of Bytes	
Machine lydis	3(OF+MR+MW)

Algorithm	ME M+102 (NL) + (NL)+1
Flags	on flags except carry fly is mostified
Addr. Mode	Indirect addr.
T-states	10(4+3+3)

DESCRIPTION: Increment contents of memory location contents by one. This instruction increments the contents of memory location addressed by ML negister pair by I and result is stored back at the same memory breation.

EXAMPLE: INRM.

Let H = 20H, L = 02H, at memory location 2002:05 is stored.

Let H = 20H, L = 00X | X 0X | and the instruction INR Mis

executed.

2002: 05 H +. 1H AFTER EXECUTION . 2002: 06H BEFORE EXECUTION SZACPY SX AL P CY Miniery O O O O O O O O O O O A A 8 EZent B 2001M D D JOH Joe H 02 20 061 02 20 WALK. H 05 HELD addiesse SP musely location fc

Memoric	INX RP
deration	Rp=Rp+1
Neglic	Myte
Machine Cycles	1(ot)

RPK-RPT1
No flags are modified
Register addressing med
6


DESCRIPTION: - Increment specified register pair by 1.

· This instruction increments the contents of specified negrative pair by one. The result is stored in the same negisles pair.

· Rp is any until register pair like BC, DE, HLOESP.

EXAMPLE: - INX D DE+1-DE.

Let D=06, E=FFH, flag register = QIXIXIXO and the instruction INX D is executed



Maemoric	DERR
operation	K=R-1
Nó of	lbyte.
Machine Lycles	1(0F)

Algorithm	R - R-1
flags	trust very, all other
Addr. Mode	Register addressing
T-states	4

DESCRIPTION: - Decrement specified register contents by one.

· This instruction devuments register contents by 1 and the result is stored in the same Tregister.


· Register R can be any general purplese register like A, B, C, D,

EOH.

B= B-1 EXAMPLE: DER B

Let B=2F, flag register = 01X0X0X1 and the instruction DCRB is executed

2f H IH aE H



2 DER M

Mnemonic	DCRM
operation	M=M-1 ot (ML)=(ML)-1
No of Pytes	1 byte
Machine cycles	3 (OF+MR+MW)

M-M-182
me his fings except carry fing
Indirect address mode
10 (4+3+3)

DESCRIPTION: Decrement data in memory This instruction devuments the contents of memory location addressed by ML register pair by II. The fresult is stored back at same memory exaction. The HL register pair acts as the newby pointer. EXAMPLE: DCR P Let H=204, L=024, at memory location 2002: 3Fdata is stored, fing negister = 01 x 0 x bx 1 and instruction DCRM is executed 2002: 3E H IH 3DH 2002; 32 AL PCY Memery · 1 10 10 10 10 A B B D DOCOH '3D 12004 02 20 Н 2001M D 3E -0/024 02 d 20 H 58 AFTER EXECUTION. PC (1) The contents . BEFORE EXECUTION of memory location are decemented by 1 .- (

3. DCX Rp

Mremonic	DCX Rp
operation	Rp= Rp-1
No of Byles	Ibyte
Machine cycles	1(0f)

Algorithm	Rp < Rp-1
flags	No flags are modified
Addr. Mode	Register add mode
T- States	6

DESCRIPTION: Decrement Register pair by one

This instruction devienents the contents of register pair by 1. The result is stored in the same register pair.

· The negister pair Rp is a valid negister pair like BC, DE, HLor stack pointer (SI)

EXAMPLE: DCX D

Let D = 204, E = FFH, flag register = OIXIXIXO and instruction DCX D is executed:

