8085 ARCHITECTURE

- INTRODUCTION: A microprocessor is a semiconductor this that implements the central processor of a computer. The nicroprocessor we usually on ALU and a control unit. The nicroprocessor are usually characterised by speed, word length, orchitecture and instruction sel. This central processing unit built into singer this is called as Microprocessor.
- * Niscellaneous features. The features of a processor can be divided with there broad groups viz. basic features, afecial features &

Basic Features of 8085: -

- Processor Size
- Address bus size for memory
- speed of processor
- Address bus size for I/O

1. 8085 is a 8 bit microprocessor. This implies that: a) It has 8 bit ALU that can perform 8 bit operations. b) It has 8 od internal data bus and registeris. ·c) It has 8 but external, data bus. 2. It has three versions based on frequency of operation. a) 8085 → 3MHZ b) 8085-2 → 5MHZ c) 8085-1 → 6MHZ 3.8085 has 16 bit address bus to access memory, hence it can access 216 = 26 x 210 = 64 x 1 K = 64 KB methory locations. 4. It has 8-bit address bus to access I/O locations. SPECIAL FEATURES, OF 8085:-- Single + 5V power supply 0.00 - On- Chip clock generator - Duplik Sonal port 1. 8085 was the first processor that required only single +5V 2. 8085 has a templer social port with 2 pins to receive and transmit serval data. 3. It has an on-chip clock generator. Hence there is no need for external clock generaters. MISCELLANEOUS FEATURES OF 8085;be a bar track to er tobber or an - Interrupts The second of the - Instruction set - Registers. - Data types for ALU and 8 software interrupts. 1. 8085 has 5 hardware interrepts 2. 8085 has following registers a. 8 but accumulator 6. Lix 8 bit general puspose registers named as B, C, D, E, H and L c. Flag Register c. Flag Register d. 16 Wet program counter. Scanned with CamScanner

3. 8085 has a powerful instruction set that can do various arithmetic operations.

4. 8085 can perform operation on bit, lyte and some word data.

YIN DEFINITIONS OF 8085

The 8085 A is an 8 bit general purpose microprocessor hairing 40 pins and works on single power supply.

		+5V	GND
۷. [10 Vcc certal	-	'1111
X1/1 X2/2	and hand D	(SOD -)	Higher
RESET OUT 3	38 HLDA POILS	C SOD AIS-A8	Addus
SOD 9	36 RESETIN	(RESTANCE)	Bus
SLD 5	35 READY	A Side of the second se	12 -12
RST 7.5 7	34 10 H	RETES - AD-AD	Mulipered
RST 6.5 8		de l	Addyes dates
RST 5.5 9	31, 178		, bus
MIIO	O OC A 30 ALE	INTA C 8085A	-> ALE glates
INTA II	8085 A 29 So .		> So. Signeds
AD1 13	28 A15		->SI
AD2 14	27 ALY DAY	SHOLD ->	1
AD3 15	26 MB Reques	it . HINA	1>20145
AD4 16	25 12 50	gnal ()	-> RD
AD- 17	10.		- WR
AD6 18	23 110 Rese	t PRESETIN->	The state of the s
AD1 19	22 Ag sign	als RESET OUT	K- RLADY]
Vss 20	· 21 A8	(2 soutot
, 133	1831	1	I signal
_	, , , , , , , , , , , , , , , , , , , 	x1 x2	CLK :
PIN DIAGE	AM OF 8085		
Tr. Salak		crox	k signals
		GENUPS OF S	3085 SIGNALS
	, l	Gradie of	

We group the signals as:

(1) Power supply signals.

(2) Nork signals

(3) Reset Signals

(4) Interrupt Agrials

(5) Address bus and data bus

(6) Status signals and control signals

(7) Social input output Signals:.

(8) DMA Request Signals

POWER SUPPLY SIGNALS

Vcc and Vss

- · Vcc is to be connected to +5v power supply.
- · Vss Ground Rejounce.

CLOCK SIGNALS

(1) ×1 ×2

· These are clock input signals, connected to crystal, LC or RC is connected by the three time bins. these two pins.

. The X1 and X2 pins drive the internal clock generator

circuit.

· The frequency is divided by 2 and used as operating frequency.

(2) CIK OUT

· This is an output signal, used as system clock.

The internal operating frequency is available on CLK OUT

This fun can be used by the peripherals as a system clock input for their operation. Hence there was be synchronization by the different peripherals and the nicroprocloser.

RESET SIGNALS

· This is an acture low, input reset signal. When RESETIN = 0 it clears program counter i.e 0000 and makes address, data and control lines trustated. After ruset—the status of internal register and flagare unpredictable.

. The CPU is held in the neset condition as long as RESETIN

is applied. . After neset the nicroprocessor starts executing instructions from 00004 onwords.

HOLLSTON SALE

· This is an actuie high, output signal used to indicate that the microprocessor is reset. KESET OUT

· This signal is used as system reset, to ruset other devices connected in system.

INTERRUPT SIGNALS

1) TRAP

. This is an acture high level and edge truggered, non maskable, vectored highest priority interrupt.

· When TRAP line is active midloprocessor performs internal restort automatically at vector address 0024 H

2) RESTART INTERRUPTS (RST 7.5, RST 6.5, RST 5.5)

- · These are active high level, triggered, vectored, maskable interrupt. They cause an intermal restart to be automatically inserted
 - . The pronties of these are RST7:5, RST6.5, RST6.5
 - · When RST 7'S, RST 6'S or RST 5:51 is acture necroprocessor performs internal nestart automatically at vector address 003CH, 0034H, 002CH respectively

3) INTR

· INTR'is an acture high, level triggered, general prosperse

. It has the lowest priority

- · Whenever à device régimes a service it has to request service on this fin by making it logic "1".
- · The interrupting device has to state where the interrupt service soutind is placed in meniory

4) INTA

1 1

· It is an output signal.

· INTA is used to indicate that the microprocessor has received an INTR interrupt.

ADDRESS BUS AND DATA BUS

1) ADDRESS BUS (Ag-AIS)

· Trese are output, trustate signals used as higher order 8 bits of 16 bit address.

The address bus is always unidirectional meaning that the address is given by 8085 to select a memory or and I/O

· It is used to identify a memory location or peri previal of

2) MULTIPLEXED ADDRESS DATA BUS (ADO-AD)

· These are input output, trustate signals having two set. of signals. They are address and oldta.

· The lower ofter 8 bits, 16 bit adduss is multiplexed or time shared with data bus.

· They are demultiplexed with the help of ALE signal.

The address and data buses are multiplexed to reduce the number of piùs of the chip.

STATUS AND CONTROL SIGNALS

1) ADDRESS LATCH ENABLE (ALE)

· This is an output signal, used to give information of AD. - AD,

. It is a positive going bulse generated during the first clock : agale of a machine cycle generated during the first clock:

. When pulse is high it indicates that the contents of AD-AD-AD-A ou address. When it is low it indicates that the contents are data.

· The ALE signal is used to separate ADo-ADy to Ao-Ay and Do-Dy. To do this separation an external latch is

Scanned with CamScanner

Z- Trustate (right impedence condition)

X - Unspecified Condition

4) READ (RD)

· This is an acture low signal.

At is an output control signal that is used to read data from the selected meniory location or an I/O location via the data bis.

· A low on this pin indicated that a operation performed

is a read operation.

5) WRITE (WR)

· This is an acture low signal

It is an output control signal used to write data to beletted memory location or an I/o location via data bus.

· A low on this pin indicated that a operation performed

is a write operation.

6) READY

. This is an acture high input control signal;

is nearly for the data transfer or not. If not the processor waits Itill the signal goes kigh.

. The main function of this pin is to synchronize the nico-processor 8085 with slower peripherals.

DMA REQUEST SIGNALS

HOLD and HLDA

· HOLD is an active high, input signal used by the other controller to request microprocessor about use of address, data and control signals.

. The HOLD and HLDA signals are used for DMA (Direct Memory

Access).

- The DMA Controller receives a sequest pion a device & in Two issues the HOLD signal to the microprocessor.
- · The processor releases the system bus and then acknowledges the HOLD signal with HLDA signal. The DMA transfer thus begins. begins.

The DMA controller will use the buses. On completion of Work will disable HOLD signal.

SERIAL I OSIGNALS

- 1) SID (Servial Input Data)
 - · This is an active high, soual input port pin, used to accept serial 1-bit data under softnere control.
 - · When a RIM instruction is executed the SID fin data is loaded in bit Dy of accumulator.
- 2) SOD (sevial output Data)
 - · This is an acture high, sould output poet pin, used to transfer sould 1-bit data under softmare control.
 - · When a SIM instruction is executed the SOD più is set or never depending on Dz and Do bits of accumulator.