

Logical Group

7.1 Introduction

PTU - May 2008

7.1.1 Logical Group Instructions

These instructions perform various logical operations with the contents of the accumulator.

AND, OR Exclusive-OR	Any 8-bit number, or the contents of a register, or of a memory location can be logically ANDed, Ored, or Exclusive-ORed with the contents of the accumulator. The results are stored in the accumulator.
Rotate	Each bit in the accumulator can be shifted either left or right to the next position.
Compare	Any 8-bit number, or the contents of a register, or a memory location can be compared for equality, greater than, or less than, with the contents of the accumulator.
Complement	The contents of the accumulator can be complemented. All 0s are replaced by 1s and all 1s are replaced by 0s. The logical group of instructions include following instructions :

1. ANA R	2. ANA M	3. ANI data	4. ORA R
5. ORA M	6. ORA data	7. XRA R	8. XRA M
9. XRI data	10. CMA	11. CMC	12. STC
13. CMP R	14. CMP M	15. CPI data	16. RLC
17. RRC	18. RAL	19. RAR	

7.2 ANA R

Mnemonic	ANA R.
Operation	$A = A \text{ AND } R$
No. of Bytes	1 byte.
Machine Cycles	1 (OF)

Algorithm	$A \leftarrow A \wedge R$
Flags	S, Z, P are modified to reflect the result of operation. Carry flag is reset and AC flag is set
Addr. Mode	Register addressing mode
T-states	4

Description	<p>Logically AND register with accumulator.</p> <ul style="list-style-type: none"> This instruction will logically AND the contents of the specified register with the contents of the accumulator and the result will be stored in the accumulator. The operation of ANDing is performed bit by bit. i.e. B_0 bit of the accumulator is ANDed with the B_0 bit of the specified register, and so on upto the B_7 bit of the accumulator is ANDed with the B_7 bit of the specified register. The register R can be any general purpose register like A, B, C, D, E, H or L. <p>Fig. 7.2.1 shows the anding operation.</p>
-------------	--

Example:
ANA B

- Let A = 56 H and B = 82 H and instruction ANA B is executed.

A	0101	0110	56 H
B	1000	0010	82 H
A	0000	0010	02 H
- So result in accumulator will be 02H and the status of flags will be CY = 0, AC = 1, Z = 0, S = 0, P = 0.




Fig. 7.2.1 : ANDing operation




Fig. 7.2.2 : ANA B

The timing diagram of the instruction ANA R is covered in section 7.21

The examples of instruction ANA R are :

1. ANA A	2. ANA B	3. ANA C	4. ANA D
5. ANA E	6. ANA H	7. ANA L	

7.3 ANA M

Mnemonic	ANA M.
Operation	$A = A \text{ AND } M$
No. of Bytes	1 byte.
Machine Cycles	2 (OF + MR)

Algorithm	$A \leftarrow A \wedge M$
Flags	S, Z, P are modified to reflect the result of ANDing. Carry flag is reset and AC is set.
Addr. Mode	Indirect addressing mode
T-states	7 (4 + 3)

Description	<p>Logically AND memory with accumulator.</p> <ul style="list-style-type: none"> The contents of memory location pointed by HL register pair are ANDed with the contents of accumulator and the result is stored in the accumulator. The HL register pair acts as memory pointer. The operation of ANDing is performed bit by bit.
Example: ANA M	<ul style="list-style-type: none"> Let $A = 4A \text{ H}$, $H = 20 \text{ H}$, $L = FF \text{ H}$, at memory location $20FF \text{ H}$: $EF \text{ H}$ is stored and instruction ANA M is executed. <div style="text-align: center;"> $\begin{array}{r} A \quad 0100 \quad 1010 \quad 4A \text{ H} \\ M \quad 1110 \quad 1111 \quad EF \text{ H} \\ \hline A \quad 0100 \quad 1010 \quad 4A \text{ H} \end{array}$ </div> <ul style="list-style-type: none"> The result in accumulator will be $4A \text{ H}$.




Fig. 7.3.1 : ANA M

The timing diagram of the instruction ANA M is covered in section 7.22.

4 ANI Data

Mnemonic	ANI Data
Operation	$A = A \text{ AND data}$
No. of Bytes	2 bytes First byte : Opcode Second byte : 8 bit data
Machine Cycles	2 (OF + MR)

Algorithm	$A \leftarrow A \wedge \text{Data}$
Flags	S, Z, P are modified to reflect the result of operation, CY is reset and AC is set.
Addr. Mode	Immediate addressing mode
T-states	7 (4 + 3)

Description	<p>Logically AND immediate data with accumulator.</p> <p>This instruction logically ANDs the contents of accumulator with the 8 bit data specified in the instruction. The result is stored in the accumulator.</p> <ul style="list-style-type: none"> The ANDing is done bitwise.
Example: ANI 0FH	<ul style="list-style-type: none"> Let A = F7 and instruction ANI 0F is executed. <div style="text-align: center;"> <p>A 1 1 1 1 0 1 1 1 F7</p> <p>Data 0 0 0 0 1 1 1 1 0F</p> <hr/> <p>A 0 0 0 0 0 1 1 1 07</p> </div> <ul style="list-style-type: none"> The result in accumulator will be 07 H.




Fig. 7.4.1 : ANI 0F H

The timing diagram of the instruction ANI data reduce is covered in section 7.23.

7.5 ORA R

Mnemonic	ORA R
Operation	$A = A \vee R$
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$A \leftarrow A \vee R$
Flags	S, Z, P are modified to reflect the result of operation AC and CY are reset.
Addr. Mode	Register addressing mode
T-states	4

Description	<p>Logically OR contents of specified register with accumulator.</p> <ul style="list-style-type: none"> This instruction will logically OR the contents of specified register with the accumulator and the result is stored in the accumulator. The ORing is done bit by bit i.e. B_0 bit of register with B_0 bit of accumulator, B_1 bit of register with B_1 bit of accumulator and so on upto D_7 bit. Fig. 7.5.1 shows how ORing is done. The register R can be any general purpose register like A, B, C, D, E, H or L.
Example ORA C	<ul style="list-style-type: none"> Let A = A2 H and C = B5 H and instruction ORA B is executed <div style="text-align: center;"> <p>A 1 0 1 0 0 0 1 0 A2H</p> <p>B 1 0 1 1 0 1 0 1 B5H</p> <hr/> <p>A 1 0 1 1 0 1 1 1 B7H</p> </div> <ul style="list-style-type: none"> So result in accumulator will be B7 H and flag status will be as follows : CY = 0, AC = 0, P = 1, S = 1, Z = 0




Fig.7.5.1 : ORing operation




Fig. 7.5.2 : ORA C

The timing diagram of the instruction ORA R is covered in section 7.21
The examples of the instruction ORA R are

1. ORA A	2. ORA B	3. ORA C	4. ORA D
5. ORA E	6. ORA H	7. ORA L	

ORA M

Monic	ORA M
Operation	$A \leftarrow A \vee M$

Algorithm	$A \leftarrow A \vee M$ or $A \leftarrow A \vee (HL)$
Flags	S, Z, P are modified to reflect the result of operation $AC = 0$ and $CY = 0$.

No. of Bytes	1 byte
Machine Cycles	2 (OF + MR)

Addr. Mode	Indirect addressing mode
T-states	7 (4 + 3)

Description	<p>Logically OR contents of memory with accumulator.</p> <ul style="list-style-type: none"> This instruction will logically OR the contents of accumulator with the contents of memory location and the result is stored in the <u>accumulator</u>. The address of memory location is given by the HL register pair. The ORing operation is done bitwise. 																
Example: ORA M	<ul style="list-style-type: none"> Let A = AA H, H = AA H, L = AB H, at memory location AAAB : 55 H data is stored and the instruction ORM is executed. <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td style="padding: 0 10px;">A</td><td style="padding: 0 10px;">1 0 1 0</td><td style="padding: 0 10px;">1 0 1 0</td><td style="padding: 0 10px;">AAH</td></tr> <tr> <td style="padding: 0 10px;">(HL)</td><td style="padding: 0 10px;">0 1 0 1</td><td style="padding: 0 10px;">0 1 0 1</td><td style="padding: 0 10px;">55 H</td></tr> <tr> <td colspan="4" style="border-top: 1px solid black; padding-top: 5px;"></td> </tr> <tr> <td style="padding: 0 10px;">A</td><td style="padding: 0 10px;">1 1 1 1</td><td style="padding: 0 10px;">1 1 1 1</td><td style="padding: 0 10px;">FF H</td></tr> </table> <ul style="list-style-type: none"> The result in accumulator will be FFH. The status of the flags will be as follows. $S = 1, Z = 0, AC = 0, P = 1, CY = 0$. 	A	1 0 1 0	1 0 1 0	AAH	(HL)	0 1 0 1	0 1 0 1	55 H					A	1 1 1 1	1 1 1 1	FF H
A	1 0 1 0	1 0 1 0	AAH														
(HL)	0 1 0 1	0 1 0 1	55 H														
A	1 1 1 1	1 1 1 1	FF H														




Fig. 7.6.1 : ORA M

The timing diagram of the instruction ORA M is covered in section 7.22

7.7 ORI Data

Mnemonic	ORI Data
Operation	A = A OR Data
No. of Bytes	2 bytes
Machine Cycles	2 (OF + MR)

Algorithm	A ← A ∨ Data
Flags	S, Z, P are modified to reflect the result of operation, AC = reset and CY = Reset
Addr. Mode	Immediate addressing mode
T-states	7 (4 + 3)

Description	<p>Logically OR immediate data with accumulator.</p> <ul style="list-style-type: none"> The contents of accumulator are ORed with 8 bit data specified along with instruction and the result is stored in the accumulator
-------------	---

Example:
ORI 20H

- Let A = 55 and instruction ORI 20 H is executed.

A	0101	0101	55
Data	0010	0000	20
A	0111	0101	75H
- The result in accumulator will be 75H and flag status will be as follows. CY = 0, S = 0, Z = 0, AC = 0, P = 0.




Fig. 7.7.1 : ORI 20 H

The timing diagram of the instruction ORI data is covered in section 7.23

7.8 XRA R

Mnemonic	XRA R
Operation	$A = A \oplus R$
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$A \leftarrow A \text{ EX-OR } R$ or $A \leftarrow A \oplus R$
Flags	S, Z, P are modified to reflect the result of operation, AC and CY are reset.
Addr. Mode	Register addressing mode
T-states	4

Description	<p>Exclusive-OR register with accumulator.</p> <ul style="list-style-type: none">This instruction will EX-OR the contents of the accumulator with the contents of the register specified and the result will be stored in the accumulator.The EX-OR ing operation is done bit by bit. i.e. B_0 bit of the register is EX-ORed with the B_0 bit of the accumulator, B_1 bit of the register is EX-ORed with B_1 bit of accumulator and so on upto B_7 bit as shown in Fig. 7.8.1.R may be any general purpose register like A, B, C, D, E, H or L.
Example: XRA D	<ul style="list-style-type: none">Let A = 77H and D = 06H and instruction XRA D is executed. <div style="margin-left: 40px;">$A = 0111\ 0111\ 77\ H$ $D = 0000\ 0110\ 06\ H$ <hr/>$A = 0111\ 0001\ 71\ H$</div>So, result in accumulator will be 71 H and status of the flags will be as follows : $CY = 0, AC = 0, Z = 0, S = 0, P = 1$




Fig. 7.8.1 : EX-ORing operation




Fig. 7.8.2 : XRA D

The timing diagram of the instruction XRA D is covered in section 7.21

7.9 XRA M

Mnemonic	XRA M
Operation	A = A EX-OR M
No. of Bytes	1 byte
Machine Cycles	2 (OF + MR)

Algorithm	A = A \oplus M
Flags	S, Z, P are modified to reflect the result of operation AC = 0 and CY = 0.
Addr. Mode	Indirect addressing mode
T-states	7 (4 + 3)

Description	Logically EX-OR data in memory with accumulator. <ul style="list-style-type: none"> This instruction will logically EX-OR the contents of memory location with the contents of accumulator and the result is stored in the accumulator. The address of memory location is given by the HL register pair. The operation of EX-ORing is performed bitwise.
Example: XRA M	<ul style="list-style-type: none"> Let A = A5 H, H = 50 H, L = 05 H, at memory location 5005 : 50 H is stored and the instruction XRA M is executed. <div style="text-align: center;"> $\begin{array}{rcl} A & = & 1010 \ 0101 \quad A5H \\ (HL) & = & 0101 \ 0000 \quad 50H \\ \hline A & = & 1111 \ 0101 \quad F5H \end{array}$ </div> The result in accumulator will be F5 H. The status of the flags will be as follows : S = 1, Z = 0, AC = 0, P = 1, CY = 0.




Fig. 7.9.1 : XRA M

The timing diagram of the instruction XRA M is covered in section 7.22.

7.10 XRI Data

Mnemonic	XRI Data	Algorithm	$A \leftarrow A \oplus \text{data}$
Operation	$A = A \text{ EX-OR data}$	Flags	S, Z, P are modified to reflect the result of operation AC = 0 and CY = 0
No. of Bytes	2 bytes First byte : Opcode Second byte : 8-bit data.	Addr. Mode	Immediate addressing mode
Machine Cycles	2 (OF + MR)	T-states	7 (4 + 3)

Description	Logically EX-OR immediate data with accumulator. <ul style="list-style-type: none"> This instruction will logically EX-OR the contents of accumulator with the 8 bit data specified along the instruction. The result is stored in the accumulator. The EX-ORing operation is done bitwise.
Example: XRI 2FH	<ul style="list-style-type: none"> This instruction will EX-OR the contents of accumulator with data 2F H and result will be stored in the accumulator Let A = 75 H <div style="text-align: center;"> $\begin{array}{rcl} A & = & 0111 \ 0101 \quad 75H \\ \text{Data} & = & 0010 \ 1111 \quad 2FH \\ \hline A & = & 0101 \ 1010 \quad 5AH \end{array}$ </div> The result in accumulator will be 5A H. The status of the flags will be as follows : S = 0, Z = 0, AC = 0, P = 1, CY = 0.




Fig. 7.10.1 : XRI 2FH

The timing diagram of the instruction XRI 2F H is covered in section 7.23.

7.11 CMA

Mnemonic	CMA
Operation	$A = \bar{A}$
No. of Bytes	1 byte.
Machine Cycles	1 (OF)

Algorithm	$A \leftarrow \bar{A}$
Flags	No flags are modified
Addr. Mode	Implied addressing mode.
T-states	4

Description	<p>Complement accumulator</p> <ul style="list-style-type: none"> This instruction complements the contents of accumulator and the result is placed in the accumulator. The complement is performing an inversion operation of each bit i.e 0 will be replaced by 1 and 1 will be replaced by 0.
Example: CMA	<ul style="list-style-type: none"> If $A = ABH$ and the instruction CMA is executed <div style="text-align: center;"> $A = 1010 \quad 1011 = AB$ $\bar{A} = 0101 \quad 0100 = 54$ </div> After CMA instruction is executed A will contain 54 H as a result. There will be no change in the flag status.




Fig. 7.11.1 : CMA

The timing diagram of the instruction CMA is covered in section 7.21

12 CMC

Mnemonic	CMC
Operation	$CY = \overline{CY}$
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$CY \leftarrow \overline{CY}$
Flags	Only carry flag is complimented. No other flags are affected.
Addr. Mode	Implied addressing mode
T-states	4

Description Complement the carry flag.

- This instruction complements the carry flag i.e. if carry flag = 1 the instruction will reset it and if CY flag = 0 the instruction will set it.

Example:
CMC




Fig. 7.12.1 : CMC

The timing diagram of the instruction CMC is covered in section 7.21

13 STC

Mnemonic	STC
Operation	$CY = 1$
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$CY \leftarrow 1$
Flags	Only carry flag is set. No other flags are modified.
Addr. Mode	Implied addressing mode
T-states	4

Description Set carry flag

- This instruction sets the carry flag.

Example:
STC




Fig. 7.13.1 : STC

The timing diagram of the instruction STC is covered in section 7.21

14 CMP R

Mnemonic	CMP R
Operation	(A - R) A compare R
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	A compare R
Flags	S, Z, P are modified to reflect the status of subtraction and Z, CY are used to indicate the result of comparison
Addr. Mode	Register addressing mode
T-states	4

- Description** **Compare register with accumulator.**
- This instruction compares the contents of accumulator with the contents of the register specified.
 - The operation of comparing is performed by subtracting the register contents from the accumulator contents.
 - The contents of register or accumulator are not altered.
 - The result of comparison is indicated by setting the flags as follows :
 - ✓ If $A > R$; $CY = 0$ and $Z = 0$
 - ✓ If $A = R$; $Z = 1$, $CY = 0$
 - ✓ If $A < R$; $CY = 1$, $Z = 0$
 - The S, P, AC flags are modified to reflect the status of subtraction or Z, CY are used to indicate the result of comparison.
 - The register R is any general purpose register like A, B, C, D, E, H or L.

Example:
(i) CMP B

- Let $A = 20H$, $B = 10H$ and instruction is executed.

$$\begin{array}{r}
 A \quad 0010 \quad 0000 \\
 B \quad - \quad 0001 \quad 0000 \\
 \hline
 \quad \quad 0001 \quad 0000
 \end{array}$$

- The flags status will be as follows :
 $CY = 0$, $Z = 0$, $P = 0$, $S = 0$, $AC = 0$
- The contents of registers A and B are not altered. The result is indicated by carry and zero flags.




Fig. 7.14.1 : CMP B

(ii) CMB B

If $A = 10H$ and $B = 10H$. Now if the instruction CMP B is executed. Then the status of flags will be $CY = 0$, $Z = 1$ to indicate that $A = B$.

(iii) CMP B

If $A = 10H$ and $B = 20H$. Now if the instruction CMP is executed, then the status of flags will be, $CY = 1$, $Z = 0$ to indicate that $A < B$.

The timing diagram of the instruction CMP B is covered in section 7.21

The examples of the instruction CMP R are :

1. CMP A	2. CMP B	3. CMP C	4. CMP D
5. CMPE	6. CMP H	7. CML	

7.15 CMP M

Mnemonic	CMP M
Operation	$A - M$

Algorithm	A compare M
Flags	Z and CY flag are used to indicate the result of comparison. S, P, AC flags are modified to reflect the status of subtraction.

No. of Bytes	1 byte
Machine Cycles	2 (OF + MR)

Addr. Mode	Indirect addressing mode.
T-states	7 (4 + 3)

Description	<p>Compare memory with accumulator.</p> <ul style="list-style-type: none"> This instruction compares <u>the accumulator and memory location contents</u>. The address of memory location is given by the <u>HL register pair</u>. The contents of accumulator and memory location are not altered. The result of comparison is <u>indicated by setting the flags as follows</u> : <ul style="list-style-type: none"> $A > M$; CY = 0, Z = 0 $A = M$; Z = 1, CY = 0 $A < M$; CY = 1, Z = 0 The S, P, AC flags are modified to reflect the status of subtraction and Z, CY are used to indicate the result of comparison. 												
Example	<ul style="list-style-type: none"> Let A = 20H, H = C0H, L = 02H, at memory location C002 : 10H is stored and the instruction CMP M is executed. <table style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td><td>0010</td><td>0000</td><td>20 H</td></tr> <tr> <td>C002H</td><td>0001</td><td>0000</td><td>10 H</td></tr> <tr> <td></td><td>0001</td><td>0000</td><td>10 H</td></tr> </table> <ul style="list-style-type: none"> The flag status will be as follows : CY = 0, Z = 0, P = 0, S = 0, AC = 0 	A	0010	0000	20 H	C002H	0001	0000	10 H		0001	0000	10 H
A	0010	0000	20 H										
C002H	0001	0000	10 H										
	0001	0000	10 H										




Fig. 7.15.1 : CMP M

The timing diagram of the instruction CMP M is covered in section 7.22.

16 CPI Data

Mnemonic	CPI Data
Operation	A - data
Bytes	2 bytes First byte : Opcode Second byte : 8-bit data.
Cycles	2 (OF + MR)

Algorithm	A compare data
Flags	Z and CY are used to indicate the result of comparison. S, P, AC are modified to reflect the status of subtraction.
Addr. Mode	Immediate addressing mode
T-states	7 (4 + 3)

Description	Compare immediate data with accumulator. <ul style="list-style-type: none"> This instruction subtracts the 8-bit data given in the instruction from the contents of the accumulator and sets the condition flags as a result of subtraction. It sets the zero flag if $A = \text{data}$ and sets the carry flag if $A < \text{data}$. The contents of accumulator and data are unchanged, as the result of comparison is indicated by the flags.
Example: CPI 30H	<ul style="list-style-type: none"> Let $A = 10\text{H}$ and the instruction is executed. <div style="text-align: right; margin-right: 50px;"> $\begin{array}{r} A \quad 0001 \ 0000 \\ 30\text{H} \ - \ 0011 \ 0000 \\ \hline 1 \quad 1110 \ 0000 \\ \boxed{\text{CY}} \end{array}$ </div> The flags status will be as follows : $\text{CY} = 1, Z = 0, P = 0, S = 1, \text{AC} = 0$




Fig. 7.16.1 : CPI 30H

The timing diagram of the instruction CPI data is covered in section 7.23

7.17 RLC

Mnemonic	RLC
Operation	For $n = 0$ to 6, $B_{n+1} = B_n$ $B_0 = \text{CY} = B_7$
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$B_{n+1} \leftarrow B_n$ (for $n = 0$ to 6) $B_0 \leftarrow B_7$ $\text{CY} \leftarrow B_7$
Flags	Only the carry flag is modified. Bit B_7 is copied to the carry flag. No other flags are modified.
Addr. Mode	Implied addressing mode
T-states	4

Description**Rotate Accumulator left.**

- This instruction will rotate the contents of accumulator to the left by 1 bit i.e. it shifts the bits left by one position. B_0 will be transferred to B_1 , B_1 to B_2 and so on B_6 to B_7 , B_7 to B_0 as well as carry flag. The operation is shown in Fig. 7.17.1 below.




Fig. 7.17.1 : RLC operation

Example

- Let $A = 1FH$ and instruction RLC is executed. The contents of accumulator will be rotated by 1 bit to the left and result will be stored in the accumulator i.e. $A = 3EH$




Fig. 7.17.2 : RLC


The timing diagram of the instruction RLC is covered in section 7.21.


18 RRC

Mnemonic	RRC
Operation	$B_n = B_{n+1}$ (for $n = 0$ to 6) $B_7 = CY = B_0$
Size of Bytes	1 byte
Time Cycles	1 (OF)

Algorithm	$B_n \leftarrow B_{n+1}$ (for $n = 0$ to 6) $B_7 \leftarrow B_0$ $CY \leftarrow B_0$
Flags	Only the carry flag is affected. All other flags are unmodified.
Addr. Mode	Implied Addressing Mode
T-states	4

Pro

Description	<p>Rotate Accumulator right.</p> <ul style="list-style-type: none"> This instruction rotates the contents of the accumulator to the right by one position. Bit B_0 is placed in B_7 as well as CY flag as shown in Fig. 7.18.1.  <p style="text-align: center;">Fig. 7.18.1 : RRC operation</p>
<p>Example: A = 1CH and CY = 1</p>	<ul style="list-style-type: none"> After the execution of the instruction the accumulator contents will be 0EH and the carry flag will be reset.




The timing diagram of the instruction RRC is covered in section 7.21.

7.19 RAL

Mnemonic	RAL
Operation	For $n = 0$ to 6 $B_{n+1} = B_n$ $CY = B_7$ $B_0 = CY$
No. of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$B_{n+1} \leftarrow B_n$ (for $n = 0$ to 6) $CY \leftarrow B_7$ $B_0 \leftarrow CY$
Flags	Only the carry flag is affected. other flags are unmodified.
Addr. Mode	Implied addressing mode.
T-states	4

Description	<p>Rotate Accumulator left through carry.</p> <ul style="list-style-type: none"> This instruction will rotate the contents of the accumulator left by 1 bit position along with carry. Bit B_7 is placed in CY and CY is placed in bit B_0. Fig. 7.19.1 shows the operation.  <p style="text-align: center;">Fig. 7.19.1 : RAL operation</p>
<p>Example</p>	<ul style="list-style-type: none"> Let A = 0EH, CY = 1. Then after execution of the instruction the accumulator will be 1DH and CY = 0.




Fig. 7.19.2 : RAL

The timing diagram of the instruction RAL is covered in section 7.21

20 RAR

Mnemonic	RAR
Operation	For $n = 0$ to 6 $B_n = B_{n+1}$ $CY = B_0$ $B_7 = CY$
Size of Bytes	1 byte
Machine Cycles	1 (OF)

Algorithm	$B_n \leftarrow B_{n+1}$ (for $n = 0$ to 6) $CY \leftarrow B_0$ $B_7 \leftarrow CY$
Flags	Only the carry flag is modified. All other flags are unaffected.
Addr. Mode	Implied addressing mode
T-states	4

Description	<p>Rotate Accumulator right through carry.</p> <ul style="list-style-type: none"> This instruction rotates the contents of the accumulator right by one position with carry. Bit B_0 is placed in CY and CY is placed in B_7 as shown in Fig. 7.20.1.
Example:	<p>RAR • Let $A = 0E$ H and $CY = 1$ and the instruction RAR is executed. After execution of the instruction accumulator contents will be (1000 0111) 87H and carry flag will be reset.</p>




Fig. 7.20.1 : RAR operation




Fig. 7.20.2

The diagram of the instruction RAR is covered in section 7.21