

This architecture is divided in following groups: (1)

Register group Arithmetic and Instruction Register, decoder & control of.


Address and Interest Serial I/o control.

Address Pata Buffers control of.

REGISTER SECTION

· It consists of PIPO ('parallel in parallel out) Registers .

The Register contains a set of winary storage cells flip flops with reading and writing facilities. It is used for temporary storage of instructions and data, address. Hence, the no of with in a register is equal to old a or address or instruction size defending on the application.



(REGISTER SECTION OF 8085)

The architecture of 8085 consists of following negister:

a) Temporary data reg liter.

b) Temporary registers Ward Z (8 bit each)

e) Buit accumulator

(9) Flag Register (e) Six General puspose Registers viz B, C, D, E, H and L (1) 16 bit program Counter.

(9) 16 bit stack pointer.

) Instruction Register.

TEMPORARY REGISTERS

1) Temporary data Register

· It is also known as operand negister (8 Bir). It provides operands to the ALU.

. The temporary suggister serve as one input to the ALU. The other input to the ALU is from the accumulator.

- · Example: ADDB instruction add A register and B register contents, the result is stored in A neglister. The other data is available in B register. The data from B register is transferred to temporary register Contents of A negister and tomborary register will be added by ALU and result is stored in A'ccurfulator.
- 2) Temporary Registers (Wand Z)

· These reglisters are not available to the users. They are internally used by the microprocesser.

These Registers are used by control section to hold data

. These registers hold 8 but data each.

Wand Z registers are used by 8085 for shaps instruction eg:

This instruction snaps the contents of Hand L registers with that of Dand E. Hence Wand Z register are used as temporary storage while swapping. (i) XCHG (erchange)

(ii) XTHL (Verchange top of stack with registers Handl)

J c 111.

The street

This instruction snaps the contents of H and L registeres with that of the two stack top locations. Hence again Wand Z registers are used as temporary storage while shapping

GENERAL PURPOSE REGISTERS

· The 8085 contains 6 general purpose negistors of 8 lits each named as B, C, D, E, Hand L.

B, C, D, E, H and L can be used to store 8 bits of data or can be used to form a register pair to store 16 bit of data. The valid register pours available are BC, DE and HL. The user cannot form a register pair of his her choice.

These registers are programmable by user. These registers are available to the user. They are used to hold data results of withmetic and logical operations and address of data

· The ME register fair functions as default data fointer. If used as datal pointed mentory pointer it holds the address of a 16 but address of menory abration. The L register stores the lower byth of addular and the H. negister I stores the higher lytill of address.

USE OF GENERAL PURIOSE REGISTERS & HOW DO THEY INCREASE THE SPEED OF OPERATION?

. The main use is to hold data which is frequently used.

· It invuouses the speed of program Execution & The main reason is as follows. The data in microperousson can be stored in menuly or general purpose register: of the data is present in memory the microprotessor That to perform an operation of menoy nead. This data is taken by microproceador, the nequired operation is performed & result is stored back to memory. To store result in memory the microprocessor has to terform one more operation of manday write. Thus there are two operations involved in using memory to hold data.

Scanned with CamScanner

SPECIAL PURPOSE REGISTERS
These registers are used for special use The special purpose registers are:
registers are:
· Accumulator · Flag Register · Instruction Register
registered are: Accumulator · Flag Register · Instruction Register Program counter stack Pointer
HCC(1200 11/2/19)
· It is an 8 bit negister of 8085.
· It has some special functions and it is a special
· Accumulator has following special function
· It is an 8 bit negister of 8085. · It has some special functions and it is a special negister. · Accumulator has following special function (1) It has to private one of the operand, for any ALU operation.
operation. (ii) It has to accumulate the risult of ALU operation. (iii) It has to accumulate the risult of ALU operation.
(ii) It has to accumulate the result of 7/20 accesses je
(ii) It also works as a via register for I/o accesses i.e. ". Whenever a data is read form input devices, it comes in accumulator & similarly of device gets data from accumulator.
Whenever a data is read form would get data from
accumulator & similarly of device of
accumulator.
CTATULE NO PLAGE NEGLECIA
. A liag is a kip flet. It indicates some the zero flag (ZF)
by the execution of an instruction of an instruction
A flag is a flip flet. It indicates some condition flag (ZF) Ly the execution of an instruction
is zero.
The flag register of 8085 micropercessor consists of five flags. The flag register is connected to ALU. The flag register is connected to ALU.
The flag gregister is businessed by ALU the sesult is
The fing register is connected by ALU the result is when and operation is performed by ALU the result is bransferred on internal data bust and status of result
transferred on a well links.
will be stored in flip fulls positions in flag register and their positions in flag register and
as: D7 D6 D5 D4 D3 D2 Dr D0
SZXACXPX
S Parity Hage.
Sign flag. Zero flag
Scanned with CamScanner

(i) This play is set whenever there has been a carry out of, (3) or a borrow into, the higher order bit of the result a) The carry flag (CF): (ii) The flag is used by the instructions that add and subtract (iii) Rotate instructions can also isolate a bit in meniory or a register by placing it in the carry flag.

1- there is a carry out from the most significant bit.

0- no carry out from msb. (i) This flagics set when the result has even parity, an even number of 1 bits b) The Parity Flag (P.F): (ii) of parity is odd, of is resetted ... (iii) This flog is normally used to check for data transmission errors 1- love legte has alleven number of 1 bits 0- love lighte has odd parity c) The Auxiliary Cony Plag (AF): (i) This flag (is let, whenever there has been a carry out of the lower nibble into the highest nibble on a borrow from higher nibble into lower nibble of an 8 lit quantity. (ii) This flag is used by daimal anthmetic instructions 1- largout from bit 3 on addition or borrow into bit 0 - Otherwise. d) The Zero flag (ZF): This flag is set, when the result of operation is zero, 0- msb is 0 (fositive) 1- zero result

c) The sign flag (sf): (1) This flag is set, when MSB of the result is I (ii) Suice regature beinary numbers are represented in the 8085 CPU in standard two's complement notation, SF indicates sign of the result 0 - male is 0 (positure) 1 - ms b is 1 (negative)

INSTRUCTION REGISTER:

. This negister is not accessible to the user.

· The instruction register holds the opcode of the instruction

that is decoded and Executed.

· This opcode is further sent to the instruction decoder to select one of the 256 atternature (operations). The contents. of the instruction decoder are in the form of o's and 1's.

IROGRAM COUNTER (PC):

· It is used to hold the address of program memory.

When reset is activated, the program counter is bet to coood to the address of the first instruction to be fetched and executed

· It always points to the next instruction to be fetched in it holds the memory address of the next instruction to be executed.

STACK POINTER (SP):

- · Stack is reserved fortion of memory where information can be stored or taken back under software Control. This memory area is referred to as stack area.
 - · SP is a 16 bit register used to define the stack starting address It always points of the top of the stack.
 - . It is used to keep track of data stored on stack.
 - · The stack pointer is decremented after each black write operation and incommented after each stock read operation

This section processes data i e it perform authmetic &

· It performs withmetic operations like addition, subtraction and logical operations like ANDing, ORing, EX-ORING etc

· The ALU is not available to the user. Its word length defends upon the width of an internal data bus ic 8 bet

· The ALU is always controlled by timing and control circuits

· 9t accepts operands from accumulators and temporary register. 9t stores result of withmetic and logic operations

. It provides status of result to the flag register.

INSTRUCTION DECODER AND MACHINE CYCLE ENCODER

This accepts a bit pattern (DPCODE) from instruction register, decodes it, and gives the decoded information to control logic. It is a 8, 256 decoder.

The information willudes what operation is to be performed. .
Who is going to perform it, how many operand bytes the instruction contains etc. It means that it will undoustand the instruction in this block.

The decoded information is guen to the Timing and control unit that productes control (signals.

The 8085 executes seven types of machine cycles. The status signal quies information about which machine cycle is currently being executed.

ADDRESS BUFFER

. This is an 8 but uniducational buffer used for address lines.

· A buffer is used to isolate the micropewasson from getting loaded due to high ament in the other peripheralls connected to the microprosses.

. These are used to downe the higher order adduces bus.

· When they are not in use or under certain conditions such as ruset, hold, halt; this buffer is used to the state to address

ADDRESS DATA BUFFER

- · This is an 8 bit bidirectional buffer used for address &
- · It is used to drive the lower order address and data bus.
 · Under certain condition such as great, hold, halt this buffer is used to tri-state to address data lives.

INCREMENTER DECREMENTER ADDRESS LATCH

This 16 bit register is used to increment or decrement orderes. They see the contents of PC, HL, BC, DE and SP registers. They are also used to latch the address.

INTERRUPT CONTROL

- · This block accepts different interrupt request inputs such as TRAP, RST 7.5, RST. 6.5, RST 5.5 and INTR.
 - · INTA is an acknowledgent fin for maskable and nonvectored interrupt '
- logic to take action in response to each signal. In such a chase the processor has to be interested in order to sowice the interest service the interrupt
 - The interest control unit job is to service the interest of after completion of the interest service routine return back the control to the main propon where it was interrupted

SERVAL I O CONTROL GROUP

The data transferred on to data bus is a parallel data, but under certain condition it is advantageous to use. social data transfer. 8085 implements this by using SID 6 SOD signals.

Scanned with CamScanner

The data on these lines is accepted on transferred under (15)
Software control by serial I/O control block. · In 8085-to perform social data transfer there are two special instructions RIM and SIM. · This is control section of 8085 made up of synchronous sequential logic circuit. · It controls all internal and external DATA BUS arauts in the microprocessor system · It operates with siegerence to clock Register signal. CLOCK SOURCE · It accepts information from instruction decoder and generates Decoder microsteps to perform it In addition to this, the black accepts clock 17777 inputs, perform sequencing & To other platrix sections Synchronising operations. The 111111 synchronization is negweed for control communication b/w microphocissor and peripheral decrois Figure shows the control section of microprocessor. . The content of instruction Register and in the form of o's and 12s. They are converted to meaningful form by the decoding network called matrices. The control matrices provide interedal signals for controlling operation se data blu siegisters. . The control unit also generates timing signals essential for numbrousson to operate. . The microprocesse uses a quarte crystal (LC or RC circuit) to determine clock frequency speed of microprocessor & speed of crystal.