INTRODUCTION: -

Data transfer group of instruction ropies data ferom source to destination without modifying the content of the source. The various types of data transfer that are possible b/w-direct data, registers and memory locations as follows:

		//
St. No.	Data Transfer	Example
1.	Between registers.	Register B -> Register D
2.	specific data light wagister are a meniony location	Data byte -> Register B
3,	Between Menioy location and register.	Hemory -> Register A
4.	Between an I/O device and the accumulator	Input -> Register A
5.	Between a neglister pair Eethe stack	Register -> stack partiers.

The data transfer group of instructions include the following instructions:

1.	MOV Rd, Rs	X.	Mov R, M
a.	Mov M,R	4	MVI R, data
S.	MVIM, data -	6.	LXI Rp, 16 bit data
1.	LDA address .	2	STA address
gr	LHLD address	10.	SHLD address
ملا	LDAXRP	红	STAX Rp
13	- XCHG		

1 Mov Rd, Rs

Mnemonic	Mov Rd, Rs
Operation	Rd = Rs
No of Bytes	1 byte
Hackine Cycles	1 (OF)

ALGORITHM	Rd Ks
FLAGS	No flags are
Addressing Mode	Register advessing Mode
T- States	4


<u>Description</u>: - This instruction copies data from source register. As to the destination register Rd.

The source register & and distination register Ry can be any general purposed register like A, B, C, D, E, Horl
The contents of source register remain uncharged

Frample: - MOV B, C

This instruction will copy the contents of register C to register B. The contents of register C bremains unchanged.

Suppose B = 2017, C = 104 and the instruction MOV B, C is executed. After the execution B = 104 and C = 104



8	То		AC I	1	2
DH	1			€	
SP -		1			-
rc L	-				= (ii
	AFTER L	-> The	contents is copied	of regist	erc.
fector	EXECUT	ton aru	2 lobied	Ho Gres	inter 6

2: MOV R, M

Gremonic	MOV R, M
Operation	R=M 02 R= (HL)
No of Bytes	1. lyte
Machineyeles	2(OF+MR)


ALGORITHM	REM
PLAGS	No flags are modified
ADDRESSING MODES	Indirect address
T-State	4+3=7

Description: - This instruction copies data from memory M to

- · The term M specifies the HL menuory pointer. The contents 9) of HL negister fair are used as the address of the memory Recation The contents of that memory location are -transferred to the specified negister OR.
- · The Register R can be any general purpose register like A,B, C,D, E, HOYL

EXAMPLE: MOVC, M

- . This instruction will copy the data from the meniory location pointed by HL negister Houto C negister.
- · Let the contents of HL register pair be FOOOH, register C=204 At the address FOOOH: 10H is stoud. The HL register poir contents are used as address ie HL=F0004
- · The content of memory location FOOOH are copied to the C register. So contents of c register will change from 20HTO 104-



3. MOVM,R.

MNEMONIC	MOVM, R
operation	M=ROL UH)=R
No of Bytes	Byte
Machine	a(of+MW)

ALGORITHM	MER OF (41) ER
FLAGS	No flags are modified
ADDR MODE	Indirect addressing
T-states	4+3=7

DESCRIPTION: - This instruction poil copy the data from the negister to memory M.

· THE HI register pair is used as the minery besider. The contents of the specified register are copied to that minery bootien pointed by the HI register pair :


· The operation negister may be any general profose register A, C, C, D, E, H or L

EXAMPLE: - MOVM,C

· Let the contents of HL foir one E2004, sugister C=20H, ot address E200: 10H is stoud. In the instruction MOVM, C the data is transferred from C register to memory

· The contents of the registers are copied to minery location [2004, so the contents of money exection cooks will charge

from 104 to 204.



4 MVIR, Data

Minimic	MVIR, Data	A LGORITHM	R4-data
Operation	f=data	FLAGS	No flags are
NE of Bytes	2 legtes	ADDR - MODE	Immediate addressing mode
Machine	a (of +MR)	T-States	7 (4+3)

DESCRIPTION: - This instruction moves the 8 bit immediate (10) data to the specified register.

· The data is specified within the instruction

· It is a two byte instruction, so first byte of instruction will be opcost and second byte will be 8 bit data

· The Hegister R may be any General purpose register like A, B, C, D, E, HOLL

EXAMPLE: MVID, 074

· This instruction will load the immediate data 07 H in register D.

· Let the contents of register D=104. Then after the execution

of visituation MVID, 074 the contents of register D will be change from 104 to 074.

SZ SZ	ACP CY	A	S Z AC	f 8 Bhit de
10=		07 B	07-	€ 07
1 - 1		8bit data n	72	Thedata
		PC		UTION in Deepin

5. MVI M, DATA


Mnemonic	MVI M, Data
Operation	M=data 69_ (HL)=data
No of Bytes	@ legtes
Machine Cycles	3 (OF+MR+MW)


ALGORITHM	Medata or (ML) edata
FLAGS	No flags are affected
ADDR - MODE	Indirect addressing Mode Immediate alt.
T-STATE	10(4+3+3)

Scanned with CamScanner

DESCRIPTION: - This instruction moves immediate data to The HL register pair & used as memory pointer. The contents of IIL negested pair are used as memory address and the immediate data is transferred to that memory location. MYIH, 10H EXAMPLE MVIL, OOH MVIM, 204 · 104 is transferred to H register · OOH is transferred to L register . 204 is transferred to memory · When the metaction MVI MJ20H is executed the data 2011

will be stored in the memory location addressed by the HL negister paid it e 10004





6. LXI Kp, 16 but Data

Hremon's C	LXI Rp, 16 bit data
operation	Rp=16 bit data
No of Buttes	3 lightes
Machine	3 (OF+MR+MR)

Rp ← 16 lit data
No flogs are affected
Immediate addressing
10 (4+3+3)

DESCRIPTION: - This instruction will load register pair (

· This instruction loads 16 bit data specified within the instruction to the specified register fair or stack pointer

In the instruction only high order register is steafied.

Jor register fair in if IHL pair is to be loaded only if


megister will be specified in the instruction.


. The register pair Rp can be BC, DE, HL register bain on the

stack pointer St.

EXAMPLE: - LXIH, 20304

Load HL fair with 20304. 204 will be loaded in the Hiregister and 304 in the L negister.






7. LDA Address

Memoric	LDA address
operation	A=(address)
No of Bytes	3 bytes
Machine	4(OF+MRTHR
cycles	+MR)

Algorithm	A - (address)
Flogs.	No flags are
Addr. Mode	Direct addressing
T-states	13(4+3+3+3)

DESCRIPTION: - Load accumulator duck from memory · This instruction copies the contents of the mening location whose address is specified in the idibuttion to the . The contents of memory location remains uncharged. · This instruction will load the accumulator with the EXAMPLE :- LDA 58204 contents of menuory location 58204. · Let initially A= flby, content of meniory location 58204=154 . Then after the Execution of instruction LDA. 5820 H, the accumulator will be loaded with 15H. The contents of accumulator will change from Fort to 1511.



- 15		IL F	\subseteq
-			817H a 15
		L 5	8214
<u></u>		-	
c	The dealer	nutator inter	del I

8. STA Address

Knemonic	STA oddus
operation	(adduss) = A
Byle	Blugtes
Mochine	4(01+MR+
cycle	4(OF+MR+ MR+MW)

Algorithm	(Adduss) <- A
flags	No flags are affected
Addy. Hotel	Direct addressed
T-states	13(4+3+3+3)

DESCRIPTION: - Store accumulator direct to memory.

. This instruction will store the contents of the actimulates to the memory location specified in the military

. The contents of the meniory tolation remains who haved It is a 3 byth instruction! The first byte is opode, secondlyte

is loner order address and third byte is higher order address.

Scanned with CamScanner

9. LHLD Address

SP

PC

Mremonic	LHLD oddrugs
operation	L=(address) H= (address+1)
No of Bytes	Blytes
Machine	5 (OF+MR+MR+ MR+MR)

BEFORE EXECUTION

Algorithm	L (address) N (address+1)
Flags	No flags over affected
Addx' Mode	Direct Addressing mode
T-states	[16 (++3+3+3+3)

AFTER

EXECUTION

DESCRIPTION: - LOad HL fair directly from memory

- This instruction loads the contents of the mentiony location to the H and registers. The address of memory is specified along with the instruction:
- in the instruction and transferred to L register and the contents of the next memory location in (address +1) to the Hregister
- . This instruction is used to load the Hand I registers from
- . It is a 13 byte instruction. The first lefte is the operate, second byte is honor order address and third byte is higher order address.

EXAMPLE: - LHLD 4000H.


- · Load ML Pair from memory locations 4000H and 40014
- · Let H=054, L=044, at memory locations 4000H and 40014 the

The contents of Las stored

at memory totalion 58201

· The instruction LHLD will load the contents of memory location 4000H to the L register and the contents of meniony Clocation 40014 to the Hyelister.

· So the contents of register Livile change from 04 to 2017 and contents of register H will change from 054 to 304.



10. SHLD Address

Mnemonic	SHLDaddress
operation	(Address) = Logiste (Address) = Nitegrite
No of Bytes	3 bytes
Hachine Cycles	5 (OF+MR+MR + MW+MW)

Algorithm	(Address+1) ← H
Flags	No flags are affected
Addrode	Direct addressing
T-states	16(4+3+3+3+3)

DESCRIPTION: - Store HL bair direct in meniory


· This instruction copies the contents of negisters (Hand L to the meniony location. The address of meniony location is specified along with the instruction.


. The contents of Loregister are stored at the memory location whose address is specified and the contents of the It register to the (address+1) location.

EXAMPLE: - SHLD 4000H · Store HL pair to memory locations 4000 and 4001 Let H= 05H, L=04H, but memory location A000H and

40014 the data 204 and 304 is stored and the instruction

SHLD 4000H is executed, the contents of negister Lare copied to memory location 4000H and the Anterits of negister H are labled to meniory location 4001 H.





(13)

11. LDAX Kp.

Nremonic	LDAX RP
operation	A = (Rp)
Na of	lbyte
Machine	2(0F+MR)

Algorithm	$A \leftarrow (R_p)$
Flags	No feags are affected
Addr. Mode	Indirect addressing
T. state	7(4+3)

DESCRIPTION: - Load accumulator indirect by using a memory bointer.

· This instruction copies the contents of the memory location to -the accumulator.

· The address of memory location is given by Rp register pair specified along with () the instruction

The register pair Rp can be BC or DE only.

The contents of the memory location rendains unchanged.

EXAMPLE: - LDAXB


. This instruction will load accumulator with the contents of meniory location whose address is given by BC register fails.

· Let AUIFH, B= 20H, C=25 H at memory location 2025:56H

is stored.

. Then after the execution of instruction LDAX B, the occumulator will be loaded with the contents of memory location 2025.

Scanned with CamScanner



12 STAX Rp

Momonic	STAX Rp
operation	(RP) = A
No of Bytes	1 byte
Hackine	&(of+MW)


(Rp) (A)
No flags are affected Indirect addressing mode
7 (4+2)

DESCRIPTION: Store accumulator indicect by using a memory pointer.

- · This instruction copies the contents of accumulator to memory location.
- The address of the memory location is given by the Rp register
- . The negister pair Rp can be a valid neglister part like BC or Dt Only
- · The contents of accumulator remain unchanged.

EXAMPLE: STAX D

- . This instruction will store the contents of accumulation to the meniony location, whose address is guill by pair 1
- Let A = IF H, D = 26H, E = 08H, at momory location 2608:10 is stored.
- Then after the execution of STAX D instruction, the memory location 2608 will contain IFH.



13. XCHG

Mremonic	XCHG
Operation	
No of Bites	1 byte
Machine Cycles	(10)


Algorithm	H↔D L↔E
Flags	No flagsore affected
Addr. Mode	Register addussing
T-state	4-

DESCRIPTION: Exchange the contents of H register with Dregister with E register.


EXAMPLE: XCHG

· Let H=124, L=114, D=304, E=404 and the instruction

XCHG is executed.



The contents of register D. SZ ACP CY



of register Dark Goodled Cu register H The contents of register L ale louded in register E

The contents of register & and looked in register