. The contents available are same, so one can use any

one group le A15 to A7 or A7 to A0 or combination.

Scanned with CamScanner

Of two groups.

Net us consider an example if address of I/O device is 50H.

The contents transferred on Ao to A15 will be as follow:

A15 A14 A13 A12 A11 A10 A19 A18 A7,

O I O I O O O O O

50

A6 A5 A4 A3 A2 A1 A0,

I O I O O O O

So we can use 50H address quen by Azto Ao or A15 to Azor We can use Ao or A8, Apor A9 and so on Azor A15.


This will be represented as follow:


A7/15 A6/14 A5/18 A3/12 A2/10 A1/9 A0/8/

- · The above representation specifies that line contents are same. So to address an I/O device we can use As ore As.
- · There are two special instructions available for data transfer b/w an I/o device and microprocessor. In I/o mapped I/o:
- (1) IN address
- (2) OUT address.

INPUT OUTPUT INTERFACING IN I/O MAPPED I/O
The address for I/O devices is of 8 bits. So $2^8 = 256$ I/O devices can be connected to system:

- For input device we require Tok signal and for output device ION signal. As with Tok land ION one can differentiate between input and output devices, so even if both the devices have same address there will be no broblem.
 - . The number of devices which can be connected are 256 input and 256 output devices.
 - · Now to interface these devices to 8085, the control pins of I/O devices should be synchronised with 8085.
 - The input device central pins IG and 2G Should be corrected to combination of address and control signal IOR. When IG and 2G are active the buffer will get enabled and transfer data on to the data bus.
 - · Similarly for output device we connect of to ground and use enable G input to control the latch. So the G input is connected to combination of address and control signal
- · The interfacing of input and output device will be a shown





Input Output interfacing in IO mapped I/O

· The interfacing diagram is divided in two separate parts: D'for input device i e buffer 2) for output device i e latch.

· for both the interfacing diagrams combination of address lines is done by 8 input NAND gate. The address lines used are Aoto A7 (or we can use A8 to A15)


when the combination of input get satisfied the output will be high This output is then combined with control signal Top or Tow to generate signals to enable buffer and latch.

· The output of buffer is connected to data leus and input of latch is connected to data leus.

· The address of input and output druce is calculated from combination of address lines as follows:

Input device = 1111 1111=FFH Output device= 1111 1110= FEH

- Instead of logic gates a decoder logic can be used to do the same I function. When the decoder logic is used from its many outputs one of the output is used to enable one device.
 - . The general interfacing of 1/0 device is shown.



Scanned with CamScanner


MEMORY MAPPED I/O

- · In this case the I/Odevice are treated as memory location.

 There will be no separation like menoy or I/O.
- · Peach device [I/0) will have 16 bit address.
- . The control signals used will be some as meniony le MEMR and MEMW.
- The interfacing between the I/O and microberocessor will be same as single memory location. Because of this the instructions for I/O device will be memory related instruction for ex. LDA, STA, LDAX, STAX, MOVA etc.
- . The number of I/o device will be 64 KB shared by I/o and memory.
- · for data transfer, microforocessor will send address on Ao to AIS lines and generates control signals or MEMR and MEMN.
- . In MEMR it accept data forom I/o device while in MEMW it transfer data to I/o device.


INPUT OUTPUT INTERPACING IN MEMORY MAPPED ID

- · The simple input output device is a buffer and output device is latch. To interface these devices to 8085, the control lines TG, ZG of buffer and G input of latch is controlled from 8085.
- The address is of 16 bits Aoto Ars and control signal MEMR and MEMW are used to control the buffer latch
- The combination of address lines Ao to AIS can be done by using NAND gates and then it is combined with MEMR of MEMN signal.
 - . The interfacing diagram is



(Input output interfacing in memory mapped I/O)

For buffer when Ao to AIS are all 1's the output of NAND gate will be lone. It is then combined with MEMR Using NAND gate with inverted inputs and connected to 19 and 29. So the address of buffer will be FFFFH.



- For latch when Ao to A14 all are 1's and the line A15 MEMW=0 the output of NAND gate will be low, it is then combined with MEMW Using AND gate with wwested inputs and connected to 9, so the address of latch will be 7FFFH.
- Instead of gates a 3:8 decoder logic can be used to select appropriate device. The general interfacing diagram of an I/o device with 8085 in memory mapped I/o scheme is shown.

> COMPARISON OF MEMORY MAPPED I O and I O MAPPED IO

I/O Mapped I/O

1. I/O devices are treated as I/O and meniony as memory.

- 2. Device address is 8/16 bits.
- 3. Control signals used for I/o are IOR and ION.
- 4. Special instructions are available such as IN and OUT
- 5. Data transfer is possible b/Naccumulator and I/O only.
- 6. The total devices which can be consisted will be 1MB memory and maximum 65,535 Input 9 maximum 65,535 oul
- 7. The arithmetic and logical operations are not possible with direct data from 1/0 durice.

Memory mapped I O

- 1. Both the devices i.e I/O and memory are treated as memory.
- 2. Device address is 20 bits.
- 3. Control signals used for I/O are MEMR and MEMW.
- 4. All memory related instruction can be used to communicate with IO.
- 6. Data transfer is possible b/W any register and I/O.
- 6. The total devices will be only IMB as it is shared b/w mendory and I/O.
- 7. The arithmetic and logical operations can be performed on divide data from 1/0 device.

Scanned with CamScanner