
8085 BUS STRUCTURE

· A set of puis, wies or signals having common function is called as lous.

· A lous is a bundle of wires that are grouped together to some a single purpose in the 8085 microperoussor there are three sets of communication lines that are called luses. They are the address lus, the data less and control less. The the address lus, the data less and control less. The three luses together form the "system Bus".



ADDRESS BUS

- The bus over which the nicroprocessor sends out the address.

 of a memory location or I/O location is called as the address.
- . The address low carries the address of the memory or I/O location to be read or written form.
 - In 8085 the address lows is 16 bit (Ao-A15). So the microprocessor can be used to access 16 bit address & is capable of addressing $2^{16} = 65536$.
 - The address bus is unidirectional ie letts flow only in one direction from the nicroprocessor unit to memory and I/O device.
 - The address lous is also used to send the port address on address.

 Scanned with Camscanner

The data bus of 8085 consists of 8 parallel lines Do-Dz.

The data bus is a bi-directional lous. This means the data can be transferred from CPU to memory or I/o locations and Vicerpress. Vicevousa

• The number of data lives used in the data bus is equal to the size of data world being written or read.

• The data bus also connects the I/o forts and microfroussor. So the microfrocessor com write data to or read data from the memory on the I/b posts.

• The 8085 microprocessor uses the control lows to provide the The nicroprocessor sends signals on the control bus to enable memory devices of I/o port devices.


The outputs of addussed memory devices or I/o port devices.

. some of control bus signals and follows: 4) I/O Weite 1) Menogread 2) Monogriffe 3) I/o Read

· These signals are used to identify a device type with which the microprocessor intends to communicate.

8085 INSTRUCTION FETCHING AND EXECUTION OPERATION

- · The basic function of 8085 is to execute a program. For executing a program, 8085 treats each instruction separately.
- · for each instruction 8085 reguées 2 steps:
 - (1) fetch an instruction from meniony.
- (2) Execute the instruction. · for fetching an instruction, 8085 places the contents of PC on Ao to A15 address lines, makes data leus available and activates a memory read control signal. Becz. of this, the instruction wide from memory is available on Do to Dy lines. The microprocessor accepts the contents of Do to Dy and transfers them to internal data lous.



[INSTRUCTION FETCH OPERATION]

from-there it is only accepted by instruction register and fetch operation is complete.


· The bit pattern uncerning to instruction ise opcode is then transferred to instruction decoder, there it is decoded and

supplied to timing and control.

The timing and control gets all the information about the operation specified. The timing and control will perform the operation, this is called as Execution OF AN instruction.

If instenction specifies to read the data from monory, the address viel be guien by instruction or specified by instruction. So it will read data from monory; the aforation will be execution instruction. The nicroprocessor will complete this and then go for fetching olcopt of next instruction.

Scanned with CamScanner



all vistructions except HALT instruction. (FEICH-EXECUTE CYCLE) When HALT instruction is executed, the not go for fetch operation. The numbrusson. When a west signal. When a west signal. When a nicroproussez enters HALT loop so will reset is applied, it will return lack to fetch operation.

FETCH CYCLE

EXECUTION CYCLE

- 1. The nucroprocessor perform Jetch cycle to occess instruction codes from program meniony
- 2. Dwing fetch cycle, the minfroussor preforms only read operation.
- 3. Pc is incremented by 1.
- 4. Contents of R are placed on the address lous.

- 1. The microprocessor performs execution cycles to access data memory, stack meniony and I/o devices.
- 2. Dwing Execution eycle the micropordessor performs either reactor write oferation
 - 3. Pc is not incremented.
 - 4 Contents of SP, general purpose negister pair or temporary register pair ax place on -the address lus.