Contain valid data. The control register directs the movement of (1). data through the registers. Whenever the fi bit of the control register is set (fi=1) land the fi+1 bit is reset (fi+1=1), a clock is generated causing register R(I+1) to accept the data from register RT. Data I are inserted into the buffer provided that the input ready signal is conabled. This occurs when the first control flipfedo fi is reset, indicating that register Pl is empty. Data are loaded from the ribut lines by enalling the clock hi RI through the insert control line. The data falling through the negister stack up at the offend. The output ready without line is enabled when the fast control file flop f4 is bet, indicating that there are valid data in the off regula R4. The off data from R4 are accepted by a distination unit, which then conables the delete control signal. This secont F4, lausing off ready to disable, indicating the data on the Of one no llonger valid. Only after the delite signal goes back to 0 can the data from R3 more into R4. of FIRO is empty, there Will be no data in R3 and F4 will remain in reset state

## MODES OF TRANSFER:

Binary information received from an external device is usually stored in memory. Information transferred from the central computer into or external device originates in the meniory unit. The CPU merely executes the I/o instructions, but altimate solvice De destination is the memory unit. Data transfer b/10 the central computer and I/O delete may be handled in variety of modes some modes use the CPU aslan intermediate path Other transfers the data directly to and from the memory unit. Data transfer to and from peripherals may be handled in one of -three possible modes.


1. Programmed I/O.

2. Interrupt - initiated I/O

3. Direct Memory access (DMA)

I'll objections witten in the Computer program. Rach data I to instructions witten in the Computer program. Rach data item transfer is initiated by an instruction in the program. Usually the transfer is to and from a CPU register and Usually the transfer is to and from a CPU register and Usually the transfer is to and from a CPU register and peripheral. Other instructions are needed to transfer the data to peripheral. Other instructions are needed to transfer the data to peripheral by and memory. Transfering of the peripheral by the UV. Control Requires constant monitory of the peripheral by the UV. Control Requires constant mentory of the peripheral by the UV. Control Requires constant mentory of the peripheral by the UV. Control Requires constant mentors of the peripheral by the UV.

In programmed I/O method, the I/O device doesnot have In programmed I/O method, the I/O device to direct access to memory. A transfer from an I/O device to memory requires the execution of several instructions by the CPU, memory requires the execution to transfer the data from the including an input instruction to transfer the data device to the CPU and a store instruction to transfer the data device to the CPU and a store instruction to transfer from an I/O from the CPU tomemory. An enample of data transfer from an I/O from the CPU tomemory. An enample of data transfer from an I/O of the CPU is Shown




The device transfer bytes of data one at a time as they are available. When lute of data is available, the device places it in the Ifo bus when lute of data is available, the device places it in the Ifo bus and enables the data accepted line. The into its data register and enables the data accepted line. The interface sets a but in the status register that we will refer to as an interface sets a but in the status register that we will refer to as an interface sets a but in the device can now disable the data valid for "flag" but. The device can now disable the data valid line but it will not transfer another byte until the data line but it will not transfer another byte until the data handstaking.

Transfer of each leyte requires three instructions:

1. Read the status register

2. Chick the Status of flag bit and branch to step 1 if not set on to step 3

2. If set.



The programmed I/O method is useful in small low-speed Computers or in systems that are dedicated to monitor a device Continuously. The difference in information bransfer rate b/w the CPU and (I)0 device makes this type of transfer inefficient.

2. INTERRUPT INITIATED I/o:-

In programmed I/O method, the chu stays in a program loop until the I 10 unit inducates that it is relady for data transfer This is time lonsuming process. It can be avoided by using an interrupt neguest signal when the data are available from the device In meantince covican proceed to execute another program. The interface meanishile keeps monitoring the device when the interface determines that the device is ready for data transfer, it generales an interrupt request to the Amplities upon detecting the external interrupt signal, the CPU monientarity Stop the tasks it is processing, branches to a source program to process the I o transfer and other returns to the task it was originally performing

Eg: An alternature to the CPU constantly monitoring the flag is to let the interface inform the computer when it is ready to transfer data. This mode of transfer uses interent facility Shile the CPU is running a program, it doesnot check the shile the CPU is running a program, it doesnot check the shirter is interrupted play. However when the flag is set, the computer is interrupted from proceeding with the authent program. The cpu deviates from what It is doing to take care of the I/P or of transfer After the transfer is completed, the domputer returns to the previous program to continue what it was doing before the

The CPU responds to interrupt signal by storing the return interrupt' address from the program Counter with a military stock & then control Branches tola service routine. The Jay that the processor chooses the branch address of the service voitine Varies from one unit to another. There are 2 methods for accomplishing this - Vectored intersupt

Non vectored interrupt

The interface transfer's data into and out of the memory unit through the memory bus. The CPU initiates the transfer by Supplying the interface with the starting address and the number of words needed to be transferred by then proceeds to execute other tasks. When the transferr is made, the DMA requests memory cycles through the memory love. When the request is grantfel by the memory controller, the DMA transfers the data directly into memory. (The CPU merely delays its memory access oferation to allow the direct memory I/O transfer. I since positional speed is usually slower than processor speed, I/O - memory transfers completed to processor access to memory.