Direct Memory Access):-The transfer of data b/w a fast storage device such as magnetic disk and memory is limited by the speed of the CPU. Removing the CPU from the path and letting portipheral device (manage the memory louses directly Would improve speed of mansfer. This transfer technique is called direct mornery laccess (DMA). During DMA transfer, the CPU is idle and has no control of the meniory leuses. A DMA controller takes over the buses to manage the transfer directly blue the I/O device and memor The CPU may be placed in an idle state in variety of ways. One Common method used in microfroussors & to désable the buses through special control signals DBUS K -> Data lus Bus Request insedence -> Address bus ABUS (disable) > Read RD when BG is enabled -) Write (CPU bus signals for DMA transfer).

Diagram Shows the two control signals in the CPU that facilitates the DMA-transfer.


The BUS REQUEST (BR) input is used by the DMA controller to seguest the (PU to give away the control of the buses. When this input is active, the CPU terminates the execution of current instruction and places the address lows, data lows and the read and write lines into the high impedance state. The CPU activates the low Grant (BG) output to inform the external DMA that the buses are in high-impedence state. The DMA that originated the bus request can now take control by the buses to conduct memory transfer. When DMA terminates the transfer, it disables the bus request line The CPU disables the bus grant, take control of buses to setum to its normal operation.

When DMA takes control of the bus System, it communicates directly with the memory. In DMA burst transfer, a block sequence consisting of a number of memory words is transferred in a contribute burst while the DMA controller is master of the memory buses. This mode of transfer is needed for fast devices such as magnetic disks. An alternature technique called cycle Stealing allows the DMA controller to transfer one data word at a time, after which it must return control of the buses to CPU. The CPU delays its operation for one memory cycle to allow the direct memory I/O transfer to 6 steal one memory cycle.

DMA CONTROLLER

The DMA controller needs the circuits of an interface to communicate with the CPU and I/O device: In addition it needs an address register, a word went register and a set of address lines. The address register and address lines are used for direct communication with the memory.

The Word count register specifies the number of words (7) that must be transferred. The data transfer may be done directly between the device and memory under control of the DMA.



(BLOCK DIAGRAM OF DMA CONTROLLER)

The unit communicates with cpu via the data bus and control lines. The registers in the DMA are seteled by the CPU through the address bus by enabling the DS(DMA select) and RS (Register select) inputs. The read (RD) and Weite (WR) withts are bidirectional. When BG(bus grant) input is 0, the CPU can communicate with the DMA pregister through the data bus to read from or white to the DMA register. When BG=1, the CPU has given away the buses to the DMA can communicate directly with the memory by DMA can communicate directly with the memory by Specifying an address in address bus and activated the Specifying an address in address bus and activated the

peripheral through the neguest and acknowledge lines by using a handshaking procedure

The DMA controller has three registers: an address register, a word count register and control register. The address Register contains an address to specify the desvied location in memory. The address bits Go though bus luffer into the address bus. The address register is incremented after each word-that is transferred to memory The word count register holds the number of words to be transferred. This régister le decremented by one lafter each word transfer and internally tested for zero. The control register specifies the mode of transfer. All registers in the DMA appear to the CPU and I/O Interface registers. Thus the CPU can read from or write into the DMA registers under program Control via the data bus.

The DMA is first initialized by the CPV. After that, the DMA Starts and continues to transfer data between memory and peripheral unit until an entire block is-transfered The CPU initializes the DMA by Sending the following information through the data bus:

1. The Starting address of the meniory block where data are available (for read) or where data are to be stored (for write)


The starting address is stored in address register.

2. The word count, which is the number of words in the number of words in the number of words in the

The word count is stored in word count Register.

3. Control to specify the mode of transfer such as read or

Control Information is stored in control Register. A Acontrol To start the DMA transfer.



(DMA Transfer in a computer System)

The CPU communicates with the DMA through the address and data buses with any interface unit. The DMA has its own address, which activates the DS and RS lines. The CPU initializes the DMA through the data leus. Once the DMA receives the Start control command it can start the transfer by the Start control command it can start the transfer by the

When peripheral device sends a DMA request, the DMA controller activates the BR line, informing the CPU to DMA controller activates the BR line, informing the CPU to give away the buses. The CPU responds with its BG line, and what its buses are disabled. The DMA then informing DMA that its buses are disabled. The DMA then informing DMA chat its buses are disabled. The DMA then puts the current value of its address Register into the puts the current value. Of its address Register into the puts the current value. Of its address Register into the puts the current value. Of its address Register into the puts the RD one was sends a address lens, initiates the RD one was devices. When BG=0 DMA acknowledge to the peripheral devices. When BG=0 the RD and WR are input lines allowing the CPU to communicate

with the internal DMA registers. When BG=1, the RD and WR are output lines from the DMA controller to RAM to Sperify the head or write operations for the data.

it puts a word inthe data bus (for write) or neceives a word from the data bus (for read). Thus the DMA controls the read or white operations and supplies the address for menuty. The pulphural unit, can then communicate with membey-through the data leus for died transfer between the two units while CPV is disabled.

for each word that is transferred, The DMA increments its address Register and decrements its word count Register. of the word count does not reach zero, the DMA checks the Request line coming from peripheral. For high speed device, the line will be attire as soon as previous transfer is complited. A second transfer is then initiated and the process continues until the entire block is transferred.

If word count register reaches zero, the DMA stops any fulther transfer land removes its bee request. It also informs the CPU of the termination by means of an interrupt. When CPU responds to the interrupt, it reads the content of word count register. The zero value indicates that all the words were fransferred successfully. The CPU can read this negister at any time to check the number of words already Hausferred.

DMA transfer is used in many applications:

1) It is used for fast transfer of information b/w magnetic dishs & memory,

- 2) It is also useful for updating the display in an interacture terminal
- (3) The content of meniony can be transferred to the screen periodically by means of DMA transfer.