
A priority intempt is a system that establishes a privily over the various sources to determine which condition is to bet the various sources to determine which conditions are permitted. The system may also determine which conditions are permitted to interrupt the computer while another interrupt is being sourced. Higher-priority intempt levels are assigned to request sourced. Higher-priority intempt levels are assigned to request which, if allayed or interrupted. Devices with high speed which, if allayed or interrupted. Devices with high substity to transfers such as magnitic disks are given high substity. When slow devices such as regionards received lone priority. When slow devices interrupt the computer at the Same time, the two devices interrupt the computer at the higher priority priority computer services the device, with the higher priority priority can be done by software or hardware. A polling procedure is used to identify the highest-priority source by software means is used to identify the highest-priority source by software means.

In this method there is one common branch address for all interrupts. The program that takes care of interrupts begins at the branch address and polls the interrupt sources in spequence. The order in which they are tested determines the priority of each interrupt. The highest-producty source is tested fristly of and if its interrupt signal is on the control branches to a cond if its interrupt signal is on the initial service routine for source. Otherwise next-lower priority source is tested a so on. Thus the initial service routine for all interrupts consists of a program that tests the interrupt sources all interrupts consists of a program that tests the interrupt sources in sequence 2e branches to one of many possible service soutines. The disadvantage of the softward method is that if there are many interrupts, the time required to poll them can exceed many interrupts, the time required to poll them can exceed the time available to source the I/O device. In this situation a hardware priority interrupt limit can be used to speed up the operation.


A hardware priority-interript unit functions as an overall manager in an interrupt system environment. It accepts interrupt requests from many sources, determine which of the incoming requests has the highest priority and some an interrupt request to the computer based on this determination. To speed up the operation, each interrupt source has its own interrupt vector to access its own service soutine directly. Thus no folling is required beez all the decisions are established by the hardware priority-interrupt unit. The hardware priority-interrupt can be established by either a social or a parallel correction of interrupt lines. The social correction is also known as the daisy chaining method.

Daisy chaining method of establishing peronity consists of a the daisy-chaining method of establishing peronity consists of a social correction of all devices that request an interrupt. The daise with the highest provity is placed in the first position, followed by lower priority devices up to the device with the lowest priority which is placed last in the chain. This method of correction between these devices to the CPU is shown.



The interrupt request line is common to all devices and forms a Wied logic connection. If any device has its interrept signal in low level state, the Intellight line goes to the love level state and enaleles the interrupt input In the CPU. When no interrupts are pending, the interrupt line stays in the high level state le no bitempt au panding redognized by the CPU. The CPU responds to an interrupt neguest by enabling the interrupt acknowledge line. This signal is received by device I at the PI (property in) input. The ack. signal passes on to the next device through Po (property out) output only if device I is not requesting an interrupt. If device I has a fending inturnet, it blocks the acknowledge signal from the next devike by placing o in the Po output. It then proceeds to insert its own interupt vector address (VAD) into the data lows for the CPU to use during the interrupt upcle A device with a 0 in its PI input generates a 0 in its 10 output to inform the nent-lower perocity device that the acknowledge signal has been blocked. Adevice that is requesting an interrupt has a 1 in its PI input will intercept the Oack signal by placing o in its If the device doesnot have bending interrupts, it transmits the ack signal to the next deviced by placing I in its PO 10 output. output

Thus a device with PI=1 and PO=0 is the one with the highest priority that is requesting an interrupt, and this device places its VAD on databus. The dawy chain arrangement guiss the highest priority to the device that receives the hitterupt ack. signal I from the CPU.




The device sets its RF of daisy chain priestry 00000 of the flep when it wants to interest U. arrangement) 0100 of 100 of the output of the RF flifflop goes through an open-collector involver, a cht that provides 11010 the wired logic for the common interrupt line.

If PI = 0, both 10 and enable line to VAD are 0.

If PI = 1 & RF = 0 then PO = I & VAD is disabeled. This condition passes the acknowledge signal to next observe through PO.

If PI = 1 & RF = 1 then PO = 0 and VAD is enabled.

The barallel priority interrupt method was a gregister whose looks are set separately by the interrupt signal brome ach device are set separately by the interrupt signal prome of the bits in priority is established according to the position of the bits in the register. In addition to the interrupt register, the circuit the register. In addition to the interrupt register can be may include a mask register whose purpose is to control the may include a mask register whose purpose is to control the status of each interrupt reposity interrupts while a programmed to disable lower priority interrupts while a programmed to disable lower priority device to interrupt the device is being severally device to interrupt the a facility that allows a high-priority device is being severally



It consists of an interrupt register whose individual bits are set by external conditions and cleared by program metrictions.

The magnetic disk, being a high speed device, is quien highest prierity. The printer has the next priority, followed by a prierity. The printer has the next priority pollowed by a character reader and a keybooxed. The mask register has character reader and a keybooxed. The mask register such interrupt the same number of bits as interrupt register. Pack interrupt the same number of bits as interrupt register. The priority to produce the four impuls to priority incoder. The priority to produce the four impuls to priority incoder. The priority to produce the four impuls to priority address, which is transfirmed encoder generates two bits of the vector address, which is transfirmed to the CPU.

Another Off from the encoder sets an niterrupt status flip Another Off from the encoder sets an niterrupt status flip flop IST when an interrupt that is not masked occurs. The interrupt enable flip flop IEN can be set or cleaved by the program the enable flip flop IEN can be set or cleaved by the program to provide an overall control over the interrupt system. The to provide an overall control over the interrupt signal of of IST ANDED with IEN provide a common interrupt signal from for the CPV. The interrupt ack. INTACK signal from

the CPV enables the bus buffers in the Off register rand a VAD is placed into the data bus.

ユ	INPUTS			OUTPUTS
T_0	I	I_2	I3	x y IST Boolean function
1	X	*	Х	0 0 1
0	l	X	×	$0 \chi = I_0'I_1'$
0	0	1	X	1 0 1 y=To'I1+To I2
0	٥	٥	11	$ (ST) = I_0 + I_1 + I_2 + I_3$
0	0	0	O	XXO

(Priority encoder truth table)

The priority encoder is a circuit that implements the priority function. The logic of the priority encoder is such that if two of more inputs while take breadure.

The is in the table designate don't care conditions. Input Io that he highest priority; when this input is 1, the off generates an output ry = 00. If has the next priority level. The output is 01 if I I provided that Io=0, regardless of values is 01 if I I provided that Io=0, regardless of values of the other two lower - priority inputs.

The off for Ia is generated only if higher inputs are 0 & so on the interrupt status IST is set only when one or more cripities. The interrupt status IST is set only when one or more cripities are equal to 1. If all the inputs I are 0, IST is cleared to 0 and the other of of encoder are not used, so they are and the other of of encoder are not used, so they are and the other of of encoder are not used, so they are

The flipped IEN can be set or chard by program instructions. When IEN is chared, the interrupt request borning from IST is medicated by the CPU. An instruction to set IEN indicates that the interrupt facility will be used While the current program is ruring. Most computers include internal hardware that clears IEN to 0 everytime an interrupt is acknowledged by the processor

At the end of each instruction cycle the CPU checks TEN and (6)
the interest legical from IST. If either is equal to 0, control
continues with next instruction. If both IEN and IST are equal
to 1, CPU goes to interest cycle. During interest cycle the CPU
performs following sequence of microoperations:

SPC SP-1 Decrement stack Pointer
M[SP] — PC Push PC into stack

INTACK — 1 Enable interest acknowledge
PC — VAD Tromsfer Vector address to PC

IEN — O Disable justice interests
Go to fetch next instruction