


Debug USB-C, ESD (SP0503), fuse




CP2102N USB-UART (on 3.3 V, VBUS sense + bleed)




Device USB-C, ESD (SP0503), fuse, VBUS sense




5 V select, 3.3 V LDO, power LED




TM4C123GH6PM



Decoupling, VDDC (SPMA059 3.5)




BoosterPack headers (40-pin standard)




Reset (Fig. 5-3)

16 MHz and 32.768 kHz crystals




Hibernation: VBAT, WAKE, HIB



User buttons, RGB LED





Cortex Debug header



EoS TM4C123 Board, rev A, BoosterPack-compatible (40-pin). Designed by Kartikeydheer Srivastava.
Copyright (c) 2026 Kartikeydheer Srivastava. All rights reserved; see LICENSE.txt.
Values from TI SPMS376E (TM4C123GH6PM) and SPMA059; Silicon Labs CP2102N Rev. 1.5; Diodes DS37274; Littelfuse SP05xxBA; NDK NX3225GA; Abracon ABS07; Nexperia BAT54J; onsemi MMBT3904; Wurth 150141M173100; Kingbright.
Firmware: set OSCDRV (C14/C15 20 pF); USB as a forced device, VBUS on PB3;
unlock PF0 and PD7 (GPIOLOCK 0x4C4F4434B, GPIOCR) before using them.
JP1 (one shunt): 1-2 device port powers the board, 2-3 debug port; do not feed J3.21 with JP1 fitted,
nor J1.1 ever (3.3 V output). 3.3 V budget 300 mA in all, about 225 mA of it for BoosterPacks.
CP2102N on 3.3 V: R31 bleeds VDBG so its VBUS pin reads low with no debug host. J3.29/J3.30, PB2 open.

Mounting holes





BoosterPack header positions (0.1 in grid, outer headers 1.8 in apart, inner 1.6 in, pin 1 rows level)
Generated by tools/eos_boards from the board's design file
Copyright (c) 2026 Kartikeydheer Srivastava. Licence: All rights reserved
Kartikeydheer Srivastava

Sheet: /		
File: eos-tm4c123-board.kicad_sch		
Title: EoS TM4C123 Board		
Size: A2	Date: 2026-10-12	**Rev: A**
KiCad E.D.A. 10.0.6		Id: 1/1