

USB-C, ESD (SP0503), polyfuse, Schottky




3.3 V LDO, power LED




Decoupling (SPRS945H 6.9.1.5.1)




CP2102N USB-UART on SCIA (on 3.3 V, VBUS sense + bleed)




TMS320F280049C (LQFP-100 PZ)




20 MHz oscillator, reset




TI 14-pin JTAG




User LEDs, buttons, I2C pull-ups



BoosterPack sites A and B (40-pin standard each)



Boot mode (GPIO24, GPIO32)



Mounting holes



EoS F280049C Board, rev A, two BoosterPack-compatible (40-pin) sites. Designed by Kartikeydheer Srivastava.
Copyright (c) 2026 Kartikeydheer Srivastava. All rights reserved; see LICENSE.txt.
Values from TI SPRS945H (TMS320F28004x) and SPRAC29A; TI SPRU655I; Silicon Labs CP2102N Rev. 1.5;
Diodes DS37274; Littelfuse SP05xxBA and 1206L; Nexperia PMEG6010CEH; SiTime SiT8008B; Kingbright: TI SLVA689A.
Firmware: X1 single-ended (XTALCR.SE = 1); clear GPAAMSEL for GPIO22; LIN-A in SCI mode for site A's UART.
JP1: none = flash boot, 1-2 = SCI boot (USB bridge), 3-4 = CAN, both = parallel.
Budget: BoosterPacks 200 mA in all from 3.3 V and 5 V pins, no more than 125 mA from 3.3 V.
J1.1 and J5.41 (3.3 V) are outputs only; the 5 V pins carry USB VBUS less a fuse and a Schottky.

BoosterPack header positions (0.1 in grid, outer headers 1.8 in apart, inner 1.6 in, pin 1 rows level)
Outline, corner radii, header positions and mounting-hole centres: TI SPRUII7B Table 1 and Figure 12
Generated by tools/eos_boards from the board's design file
Copyright (c) 2026 Kartikeydheer Srivastava. Licence: All rights reserved
Kartikeydheer Srivastava

Sheet: / File: eos-f280049c-board.kicad_sch		
Title: EoS F280049C Board		
Size: A2	Date: 2026-10-12	**Rev: A**
KiCad E.D.A. 10.0.6		Id: 1/1