
RISC-V Pipelined Processor with Hazard Unit



opc	Inst	RegurifeD	Imm SrcD	ALUSYCD	MemwriteD	Resulfsico	ALUcontrolD	Jaly D	JumpD	BranchD
w	Z	1	000	1	0	10	000	0	0	0
135	MS		001		1	××	0000	0	0	0
99	7-1		010	0	0	××	001	0	0	1
57	7-7	1	XXX	0	0	0		0	0	0
19	1-1	1	000	1	0	0	2001-2000 5/4-2100 2001-2000 5/4-2100 2001-2001	0	0	<u> </u>
111	2	1	011	×	0	10	XXX	0	1	0
55	Tu.	1	100	×	0	111	×××	9	0	0
103	Jaly	1	000	1	0	10	000		0	0

lw 28, 0(20)

addi 26, 20,4

Loop: sttiu n7, 26,40

beg x7, x0, END-LOOP

IW 29,0(26)

IF. 5H x1, x9, x8

bne 21, 20, END_IF

add 28,20,29

END_IF. addi x6, x6,4

j LOOP

END-LOOP:

34/21/20 = x8