


RISC-V Pipelined Processor with Hazard Unit



OpC	Inst	Required	Imm SrcD	ALUSrcD	MemWrted	ResultSrcD	ALUcontrolD	JalrD	JumpD	BranchD
3	lw	1	000	1	0	01	000	0	0	0
35	sw	0	001	1	1	XX	000	0	0	0
99	B-T	0	010	0	0	XX	001	0	0	1
51	R-T	1	XXXX	0	0	00	addl->000 or->01 sub->001 slh->001 andl->010 slh->010	0	0	0
19	I-T	1	000	1	0	00	addl->000 slh->001 xorl->000 slh->010 orl->0011	0	0	0
111	jal	1	011	X	0	10	XXX	0	1	0
55	lui	1	100	X	0	11	XXX	0	0	0
103	jalr	1	000	1	0	10	000	1	0	0

lw r8, 0(r0)

addi r6, r0, 4

Loop: sltiu r7, r6, 40

beq r7, r0, END_LOOP

lw r9, 0(r6)

IF: slt r1, r9, r8

bne r1, r0, END_IF

add r8, r0, r9

END_IF: addi r6, r6, 4

j Loop

END_LOOP:

جواب نهایی = r8