
# **PROJECT WORK**

## 'TRAFFIC LIGHT CONTROLLER (12 I/O) - VERILOG PROJECT'



PRESENTED BY: KASHIKA SHARMA 2nd YEAR VLSI ENGINEERING VIVEKANANDA INSTITUTE OF PROFESSIONAL STUDIES

#### **Acknowledgment**

I would like to express my appreciation for the opportunity to work on this project titled "Traffic Light Controller(12 I/O)- Verilog project".


This project was completed entirely through self-directed research and learning, and it gave me a deeper understanding of digital logic design, state machines, and hardware simulation. Implementing and testing the design on the **PYNQ Z2** board was a rewarding experience that enhanced my practical skills in Verilog and FPGA development.


I would also like to acknowledge the open-source tools, documentation, and community forums that were invaluable in resolving challenges during the development process.

Lastly, I am grateful for the encouragement and support from my personal circle, which helped me stay motivated and focused throughout the project.

### PROBLEM STATEMENT:

FPGA- Based traffic light controller with priority system





### STATE TABLE:

## STATE TABLE

PRESENT STATE	LIGATS	NEXT STATE
Sı	0 01	S 1
S 2	001	S 2
S3	100	S <sup>1</sup> 3
54 •	001	* S 5
35	100	56
56 .	010	SG

#### **VERILOG CODE:**


```
module ks_1(
   input clk, rst,
   output reg [2:0] light ml,
   output reg [2:0]light_s,
   output reg [2:0]light_mt,
   output reg [2:0]light_m2
   parameter s1=0, s2=1, s3=2, s4=3, s5=4, s6=5;
   reg[3:0]count;
   reg[2:0]ps;
   parameter sec7=7, sec9=9, sec13=13, sec2=2, sec1=1, sec3=3;
   always@(posedge clk or posedge rst)
   begin
   if (rst==1)
   begin
    ps<=sl;
    count <= 0;
    end
   else
              case (ps)
              sl: if (count<sec7)
                        begin
                        ps<=sl;
                        count <= count +1;
                         end
                  else
                        begin
                        ps<=s2;
                        count <= 0;
                         end
               s2: if (count<sec9)
                        begin
                        ps<=s2;
                        count <= count +1;
                         end
                  else
                        begin
                        ps<=s3;
                        count <= 0;
```

```
endcase
end
always@(ps)
begin
      case (ps)
          sl:
          begin
               light ml<=3'b001;
               light m2<=3'b001;
               light_mt<=3'bl00;
              light s<=3'bl00;
              end
          32:
          begin
               light ml<=3'b001;
               light m2<=3'b010;
               light mt<=3'bl00;
               light s<=3'bl00;
               end
          33:
          begin
               light_ml<=3'b001;
               light m2<=3'b100;
               light mt<=3'b001;
               light s<=3'bl00;
               end
          34:
          begin
               light ml<=3'b010;
               light m2<=3'b100;
               light mt<=3'b010;
               light s<=3'b100;
               end
```


35:

```
36:
              begin
                   light_ml<=3'bl00;
                   light_m2<=3'b100;
                   light_mt<=3'bl00;
                  light_s<=3'b100;
                  end
              default:
              begin
                   light_ml<=3'b000;
                   light_m2<=3'b0000;
                   light_mt<=3'b000;
                   light_s<=3'b0000;
                   end
                  endcase
       end
endmodule
```


#### SCHEMATIC ELABORATED DESIGN:




### SYNTHESIZED SCHEMATIC DESIGN:



### IMPLEMENTED DESIGN:



#### REPORTS OF IMPLEMENTED DESIGN:



FEW IMAGES OF THE FPGA BOARD:

