

Section A

1. SRAM vs DRAM → SRAM uses flip flops to store data, making it faster, expensive and power consuming. It is used in cache memory.
DRAM uses capacitors to store data, needs refreshing, slower but cheaper. It is used as main memory.
2. Programs tend to access a small portion of memory repeatedly.
Type
 - ↳ Temporal locality - recently accessed data is reused.
 - ↳ Spatial locality - nearby locations are accessed.
3. Cache memory stores frequently used data/instructions closer to CPU. It reduces avg memory access time and improves performance.
4. Cache Indexing
 - ↳ Direct mapped cache
 - ↳ Set associative cache
 - ↳ Fully associative cache.
5. Larger cache block size increases spatial locality but increases miss penalty and may load unnecessary data.
6. Associativity is the number of locations where a memory block can be placed in cache. Higher associativity reduces conflict misses but increases hardware cost.

7. Larger cache size reduces miss rate and improves performance but increases cost, power and access latency.

8. i) write through: Data is written to both cache and main memory at the same time.

ii) write-back: Data is written to cache first and main memory is updated only when the block is replaced.

$$9. \text{AMAT} = \underset{\substack{\downarrow \\ \text{time to} \\ \text{access cache}}}{\text{Hit time}} + \underset{\substack{\downarrow \\ \text{Probability} \\ \text{of miss}}}{\text{miss rate}} \times \underset{\substack{\downarrow \\ \text{time to fetch} \\ \text{block from} \\ \text{main memory}}}{\text{miss penalty}}$$

10. LRU block is replaced first. The block which has not been used for the longest time is removed.

11. Memory is divided into multiple modules and accessed simultaneously in a round robin fashion. It increases memory bandwidth and improves performance.

12. Tracks are concentric circular paths on disk surface. sectors are subdivisions of tracks used to store data blocks.


13. Flash memory is a non-volatile memory that retains data even when power is off. used in pen drives, memory cards.

14. I/O devices have a separate address space. They are accessed using special I/O instructions.

15. I/O devices share the same address space as memory. Devices are accessed using normal memory instruction.
16. CPU continuously checks the status of I/O device and controls the data transfer. CPU is busy waiting.
17. Device interrupts the CPU when it is ready. CPU can perform other tasks meanwhile better CPU utilization.
18. DMA allows I/O devices to transfer data directly to/from memory without CPU involvement. It increases efficiency.


Section = B

1.



Data flows b/w diff levels. upper levels are faster and smaller. Lower levels are slower and larger in capacity.


2.



	valid	Tag	Data block (2^b bytes)
0			
1			
2			
$2^i - 1$			


Each memory block maps to only one cache line using index.

3. i) write through




each write updates both cache and main memory.

ii) write-back



write updates only cache main memory updated when block is replacement.

4.




Section - C

1. Temporal locality, because the same location is accessed again and again.
2. Larger blocks increase miss penalty (more data to be transferred) and may load unnecessary data (cache pollution)
3. On every write, data is written to both cache and main memory.
4. Direct memory access (DMA)

Section - D

1.



mapping: memory block is placed in cache line using index. Tag is used in index correctness

2. $AMAT = \text{Hit time} + (\text{miss rate} \times \text{miss penalty})$

factors affecting performance

- Lower hit time
- Lower miss rate
- Lower miss penalty

These reduces AMAT and improve performance.

3. Programmed I/O	Interrupt I/O	DMA
→ CPU checks device continuously. → CPU is busy waiting	→ Device interrupts CPU when ready → Better CPU utilization	→ DMA controller transfer data to/from memory directly → Best efficiency

Section - E

- Two assumption while explaining cache operation.
 - Fixed block size is assumed.
 - Single level cache is considered.
- Increases memory traffic because every write updates main memory.
- Cache mapping is most difficult because it involves address breakdown and mapping logic which is conceptual and needs practice.