

## YMG8K16F18L5BR1

## YMC Embedded NVM IP Testing Methodology

## **General Description**

This document is a testing guideline for YMC Embedded NVM IP. It describes the requirements and recommendations for the customer to sort and test the customer's IC. It summarizes the test methodology that includes full production flow, wafer sort and final test flow.


#### Notes

- 1. This testing methodology is a testing concept based on YMC NVM IP block, which is able to be applied to YMC embedded NVM IP.
- 2. The DC testing flow (open/short, input/output leakage, standby current) can be added to customers' MTP and EEPROM testing flow.
- 3. Detailed testing timings and descriptions are shown in YMC NVM IP datasheets.
- 4. BUSY pin is a flag that indicates whether write operation is completed or not. It can make sure the data have been written to current level rigidly and it can reduce test time instead of wait time mode.
- 5. The final baking time depends on the foundry's reliability test and customer specification conditions.
- 6. The reading frequency of wafer sorting/final testing is consistent with the YMC datasheet, and the minimum access time will be a stricter screening method.




## YMC MTP+EEPROM Full Production Test Flow

According to the design architecture, users are recommended to follow the test flow which includes two parts of MTP and EEPROM.






### (1) Wafer Sort 1 Flow







## **EEPROM**






### (2) Wafer Sort 2 Flow






## **EEPROM**






#### (3) Final Test Flow

Test Order Test Condition Failure Criteria Force I = -100uAMeasure V voltage < -1V Open/Short Force I = -100uAMeasure V voltage > -0.2V @ VDDmax, Measure I current IL>1uA or IL<-1uA Leakage force 0V & VDDmax on pins @ VDDmax Customer specifies the failure criteria I standby (Those stages should be included inside customer's MTP and EEPROM test) **MTP** 





## **EEPROM**



#### **Notes**

- 1. VDD means all kinds of power supply specified in datasheet.
- 2. "Diagonal" pattern and address will be defined in another file.
- 3. Need to read whole chip, including non-diagonal area.
- 4. Coverage of checkerboard pattern can't guarantee 100% in EEPROM.



# **Update history**

Date	Rev	What	Who
2022/01/26	1.0	Initial draft (MTP+EEPROM I)	Miffy Lin