

ASSIGNMENT-2

DIGITAL SYSTEM DESIGN

SUBMITTING TO: SHREEJITH SHANKER

SUBMITTED BY: SHRUTI KATHURIA

Aim:

The purpose of this session is to bring together elements from all your Labs, but particularly Lab F-G, and give you experience with developing and testing a larger sequential design and targeting it to the FPGA board. This assignment is worth 25% of 3C7.

Sequence Detector

You need to design a system that comprises an LFSR, a sequence detecting Finite State Machine (FSM), and a counter, in order to count the number of times a certain codeword (10, 12 bits long) is issued in the stream of bits generated by the LFSR in a full cycle of that LFSR. Each student will be given a different sequence/codeword, found in a separate handout LFSR_code_setup.pdf.

DATA USED IN THE ASSIGNMENT

TCD ID	NAIV	1E	BOARD NUMBER	LFSR_WID	тн	SEED VALUE	PATTERN
21355061	KATHURIA	SHRUTI	Basys3108	24	xor	10011111110010000000000000	11001010000

WORKING OF THE DESIGN:

At first, we made different modules

•Clock:

This helps us to control the speed of the BASYS 3 board. The output of the clock is send to the LFSR module from which we obtain a 24 bit number and max tick indicating that there are 2*24-1 cycles.

•State Machine Module:

In this we drew the Moore diagram of the state 11001010000 and then minimized the state table. Inside the state machine I gave 4-bit long variables to store my state as 11 bits were available and that can be stored in 4 bits. Used a basic switch case for determining the present and next state.

•Counter:

Now this 1 bit found was provided to the counter which also worked on the clock edge, if the found was high the bcd counter increased its count by 1 until it is either cleared by reset or max tick or crosses the value of 9999.


•Seven Segment Display:

We had to display the count on the seven-segment display of thebasys-3 board. Using the provide code for displaying hex from Lab G. The only thing that had to be taken care of was that the clock provide must be the boards one as we need high speed to execute the multiplexing on the board.

While Designing the Finite State Machine the overlapping is considered.


LFSR:

The seed value is given according to which the LFSR code is written and the tap values are taken from the XILINUX table. We should get the seed value when the reset is high in LFSR.



Hierarchy


SCHEMATIC DIAGRAM:





TESTBENCH:

Reset is set to high

When we use this testbench the output is:









We can see whenever the found is high, on the next positive clock edge the counter increase the count.

FINDING THE PATTERN ACCORDING TO MOORE:

As there are 11 bits we take 12 bits to make the state diagram. Among which state A and L are same so it gets minimised.


State		State Input I		Output Input O Input 1		
A	A	8	O	0		
B	A	C	0	0		
C	D	C	0	0		
D	E	8	0	0		
. 6	A	F	0	O		
F	G	A	0	0		
67	A	Н	0	0		
H	工	C	0	0		
T	J	B	0	0		
	K	B	O	0		
T	L	B	1	0		
K	1					






MINIMISING TABLE


FINITE STATE DIAGRAM




MINIMIZED STATE DIAGRAM:




UTILIZATION REPORT:



UTILIZATION REPORT ACCORDING TO REGISTER FLIP FLOPS:




TIMING REPORT:



PACKAGE:



DEVICE:



CODES:

1)CLOCK.V

```
| Colored Collary and Assignment 2 Project Assignment 2 Section word in the section of the collar of
```

2)LFSR24_BIT.V

```
### CAMERO (CAMERO (CAMERO (CAMERO CAMERO CA
```

3) COUNTER.V


4)DISP_HEX.V


```
C:/Users/DELL/project_Assignment_2/project_Assignment_2.srcs/sources_1/new/disp_hex.v
```


5) STATE MACHINE

CONSTRAINTS (XDC FILE)

```
| Contention | State | Content | Con
```








DEMO:

Now when we generate the bitstream and the reset is high so the output on the board is as follows:

My seed value is 100111111001000000000000. I define the LFSR for 14 bits and output the seed value now comes from the left 14 bits. Soo now the 1 led lights up.




When we generate the full bitstream. The counter goes on and Ifsr bits are also shown. The video link is attached for DEMO.

As soon as we run the bit file the led's start to blink with the speed initialised in the clock.v file.

The counter starts from 0 and goes on till 9999 on the BASYS 3 board . My LFSR cycle goes on till 2^24-1. While the seven segment decoder goes on the speed of the clock is too high soo the blinking of the LED's cant be seen.







The demo video is in the link below.

In the DEMO video as the max_tick becomes 1 the counter increases.

SHRUTI KATHURIA	DIGITAL SYSTEM DESIGN	21355061
LINK: https://drive.google.	com/file/d/195bqEcnWrSvQPf0e AKP8e8w	h1fiKTaG/view?usp=sharing
The clock in	this project is being handled by the CLK_IN in	n the xdc file.
The output of the cou	nter is the number of times the same patter	n is getting generated.
		-SHRUTI KATHURIA

SHRUTI KATHURIA	DIGITAL SYSTEM DESIGN	21355061