

# 3C7 DIGITAL SYSTEMS DESIGN LABORATORY

Department of Electronic and Electrical Engineering
Assignment 1: MINI ALU

NAME: SHRUTI KATHURIA TCD ID: 21355061

## **Question:**

#### MINI ARITHMETIC LOGIC UNIT (MINI-ALU)

You need to **design, write/modify** the Verilog modules for the following functions, and test a "mini" arithmetic logic unit. An **arithmetic logic unit (ALU)** uses combinatorial logic to implement common arithmetic and logical functions. A typical ALU has a wide range of functionality from **addition to bit shifting**. Your ALU will provide a **narrow range of functions** performed on **two 6-bit inputs A and B**. A and B are **in 2's complement format**. The **output of the ALU is a 6-bit number** X, also **in 2's complement** form as appropriate, and the input **fxn** controls the output as follows:

fxn	X[5:0]
000	Α
001	В
010	-A
011	-В
100	A <b (is="" a="" b)<="" less="" td="" than=""></b>
101	(A nxor B) (Bitwise XNOR)
110	A+B
111	A-B

#### **IMPLEMENTATION:**

The aim of the assignment was to design a Mini Athematic Logical Unit. The ALU takes in two 6-bit numbers as inputs, a 3-bit input for functionality (add, subtract, comparison, etc.) and outputs a 6-bit number depending upon the functionality. We were supposed to re-use our blocks of code from the previous labs such as the ripple carry adder and the comparator and use them as building blocks for the ALU.

The implementation of the mini ALU is done on the basys 3 board by using different modules in this assignment.

#### **DESIGN STRATEGY:**

#### 1. Fxn = 000 (A)

For the above function, the expected output was the first input. I made use of a ripple carry adder to implement this. I passed in the first input and I passed the second input as 0. The functionality selected was addition. (A + 0 = A).

#### 2. Fxn = 001 (B)

For the above function, the expected output was the second input. I made use of a ripple carry adder to implement this. I passed in the first input as 0 and the second input B. The functionality selected was addition. (0 + B = B).

#### 3. Fxn = 010 (-A)

For the above function, the expected output was negation of the first input. I made use of a 2's compliment module to implement this. It inverts all bits of the input and then adds 1 to the LSB of the inverted number and hence, gives the expected output.

#### 4. Fxn = 011 (-B)

For the above function, the expected output was negation of the second input. I made use of a 2's compliment module to implement this. It inverts all bits of the input and then adds 1 to the LSB of the inverted number and hence, gives the expected output.

#### 5. Fxn = 100 (A<B) (This function does not run and gives an error)

For the above function, the expected output was supposed to be high when the condition A<B was true. I made use of a 1-bit comparator as a building block for the 6-bit comparator. The 1-bit comparator asserts 1 if the first input is less than the second input.

#### 6. Fxn = 101 (A xnor B)

For the above function, the expected output was the bitwise xnor of the inputs. I made use of a 6-bit bitwise xnor module for this.

#### 7. Fxn = 110 (A+B)

For the above function, the expected output was the sum of the inputs. I made use of the modules full adder and ripple carry adder/subtractor for this to implement this. The inputs were passed, and the function selected was 0 (sel=0, addition) when the ripple carry adder/subtractor module was instantiated.

#### 8. Fxn = 111 (A-B)

For the above function, the expected output was the difference of the inputs. I made use of the modules full adder and ripple carry adder/subtractor for this to implement this. The inputs were passed, and the function selected was 1(sel=1, subtraction) when the ripple carry adder/subtractor module was instantiated.

## **SIMULATIONS:**




Fig: Fxn = b'000(Waveform for p=x)




Fig: Fxn = b'001 (Waveform for q=x)




Fig: Fxn = b'010 (Waveform for -p=x)




Fig: Fxn = b'011(Waveform for -q=x)




Fig: Fxn = b'101(Waveform for pxnorq)




Fig: Fxn = b'110(Waveform for Addition)




Fig: Fxn = b'111(Waveform for Subtraction)

#### **SOURCES:**

The modules that I have used for the implementation of the project are as follows:




Fig: Directory with the sources in it




Fig: Design Sources(Hierarchy of the design)




Fig: Design Sources




Fig:Sources

## **SCHEMATICS:**




Fig: Elaborated design




Fig: Package




Fig: Implemented Device

## **CODE SNAPSHOTS:**

#### 1. Alu\_top\_tb testbench code:

```
| All tops: | All tops: | Assignment | Anni All Uniteractive | Anni All Unite
```

#### SHRUTI KATHURIA

#### 101903325


#### **DIGITAL SYSTEM DESIGNS**

```
Autopub.

C/UserSelfully oper_Assignment_MNALUser_Assignment_MNALUser_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_Assignment_MnALU_ter_As
```

#### 2.Alu Top code


#### 3.bitwise xnor code




#### 4. Full Adder code

```
| Published | Publ
```

## 5. Six bit Comparator code



## 6. One bit comparator code




## 7. Ripple carry adder code

```
| Pipe | Curry Anders | Column | Column | Curry Anders | Curry And
```

```
College (Children) (Ch
```

## While adding the input and output ports before the bitstream a constraint's.xdc file is generated





## **DEMO SECTION:**

## Demo on board:


Fxn	Switch
Fxn[0]	U1
Fxn [1]	T1
Fxn [2]	R2

A	Switch
A[0]	V17
A[1]	V16
A[2]	W16
A[3]	W17
A[4]	W15
A[5]	V15

В	Switch
B[0]	W14
B[1]	W13
B[2]	V2
B[3]	T3
B[4]	T2
B[5]	R3


Х	LED
X[0]	U16
X[1]	E19
X[2]	U19
X[3]	V19
X[4]	W18
X[5]	U15

## **BASYS 3 BOARD:**




## **TEST CASES:**

CASE1: fxn=b'000




CASE 2: fxn=b'001




CASE 3: fxn=b'010




CASE 4: fxn=b'011




CASE 5: fxn=b'101



CASE 6: fxn=b'110



#### CASE 7: fxn=b'111



## **CONCLUSIONS:**

In this assignment I learned how to make modules and add constraints and then form different cases and upload the program upto the basys 3 board and check different functions on it.

## **APPENDIX:**

LabB\_ShrutiKathuria, ripple\_carry\_adder, full\_adder, and LabC\_ShrutiKathuria which were submitted in the last labs.

SHRUTI KATHURIA DESIGNS	101903325	DIGITAL SYSTEM	