

SLIATE

SRI LANKA INSTITUTE OF ADVANCED TECHNOLOGICAL EDUCATION

(Established in the Ministry of Higher Education, vide in Act No. 29 of 1995)

Higher National Diploma inInformation Technology

2nd Year, First Semester Examination - 2014 IT 3002 - Computer Architecture

Instructions for Candidates:

Answer only any 4 questions

No. of questions: 05


No. of pages :04

Time

: 2 hrs

Q1.

1. Write the Boolean expression for the following logic circuit. (05 Marks)



Consider the following truth table which is designed for a Full Adder.

Inputs			Outputs	
x	у	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

- 2. Drive logic equations for Sum and Carry Out using the above truth table. (08 Marks)
- 3. Construct a logic circuit using XOR gates and basic gates for the Full Adder using the logic equations derived in b) above. (06 Marks)
- 4. Simplify the following Boolean function F using K-Map

$$F = ABC + A'B'C' + AB'C + ABC'$$

(06 Marks)

[Total 25]

1. Briefly explain the following:

		(a)	Program Counter	
		(b)	Flag Register / PSW	
		(c)	Memory Address Register	
		(d)	ALU	
				(8Marks)
	2.	Briefly expl	lain Opcode?	
				(2 Marks)
	3.		able to perform 32 different instructions. How e opcode for this CPU?	v many bits needed to
				(4 Marks)
	4.	What is mea	ant by fetch and execute cycles in CPU opera	tions?
				(6Marks)
	5.	Explain brie	efly how CPU handles an interrupt operation.	
				(5Marks)
				[Total 25]
0.0				
Q3.				
1.	What is mean by instruction pipelining?			
				(3 Marks)
2.			ollowing statements are true or false?	
			ime of an instruction will be increased by Pip	
			ime of a program will be increased by Pipelin	
			rease the performance of a CPU by Pipelining	
	d.	We can incr	rease the clock speed of a CPU by Pipelining.	(True/False)?
				(4x1=4 Marks)
3.	"Pipeli	ining will alv	vays increases performance" do you agree? E	xplain?
				(4 Marks)
4.	What a	are the three t	types of hazards related to pipelining?	
				(6 Marks)
5.	Consid	ler the follow	ving information about a CPU architecture:	
	Numbe	er of pipeline	stages =5	
	clock c	cycles needed	to perform each pipeline stage=3	
	If a pro	ogram has 50	instructions without any branch or loops, cal	culate the number of
	clock c	cycles require	ed to execute the program?	
		dad/ 80)		(8 Marks)
				[Total 25]
				[

1. If I = number of instructions in a program, CPI = average cycles per instruction And T = clock cycle time,

(a) Define CPU Execution Time in terms of I, CPI and T

(5 Marks)

Consider the data given below:

Clock Rate = 3 GHz

Average Cycles per Instruction = 3

Number of instructions in a program = 310

(b) Calculate clock cycle time?

(4 Marks)

(c) Calculate the CPU execution time of this program?

(4Marks)

2. Briefly explain "Seek Time", "Rotational latency (delay)" and Access time of hard disk drive operation.

(6 Marks)

3. Consider the following details of a Hard Disk

Average seek time = 6ms.

Disk rotation speed = 7600 rpm

512 bytes/sector

300 sectors/track (on average)

20,000 tracks/surface

Disk has 3 platters

- (a) Calculate the average rotational latency
- (b) Calculate the capacity of this hard disk
- (c) Calculate the total time needed to read 150KB data file (assume the file is not fragmented)

(6 Marks)

[Total 25]

1. Why process scheduling is important?

(3 Marks)

2. What is the difference between preemptive and non-preemptive scheduling?

(4 Marks)

3. Describe FCFS and Round Robin scheduling algorithms?

(6 Marks)

4. Using **preemptive shortest job first** algorithm, indicate the order of execution of each process in a time line and calculate the average waiting time for the processes given below.

Process	Arrival Time (in Sec)	Service Time (In Sec)
P1	0	nut nestuper 7 UTO add
P2	2	4
Р3	4	1
P4	5	4
P5	15	6

(8 Marks)

5. What is mean by deadlock?

(4 Marks)

[Total 25]